index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
.clang-format
(
unfollow
)
Commit message (
Expand
)
Author
Files
Lines
2022-08-06
cxl/region: Move HPA setup to cxl_region_attach()
Dan Williams
2
-26
/
+24
2022-08-05
cxl/region: Fix decoder interleave programming
Dan Williams
1
-0
/
+3
2022-08-05
Documentation: cxl: remove dangling kernel-doc reference
Bagas Sanjaya
1
-3
/
+0
2022-08-05
cxl/region: describe targets and nr_targets members of cxl_region_params
Bagas Sanjaya
1
-0
/
+2
2022-08-05
cxl/regions: add padding for cxl_rr_ep_add nested lists
Bagas Sanjaya
1
-0
/
+3
2022-08-05
cxl/region: Fix IS_ERR() vs NULL check
Dan Carpenter
1
-2
/
+2
2022-08-05
cxl/region: Fix region reference target accounting
Dan Williams
1
-28
/
+43
2022-08-05
cxl/region: Fix region commit uninitialized variable warning
Dan Williams
1
-17
/
+13
2022-08-05
cxl/region: Fix port setup uninitialized variable warnings
Dan Williams
1
-3
/
+22
2022-08-02
cxl/region: Stop initializing interleave granularity
Dan Williams
1
-4
/
+0
2022-08-02
cxl/hdm: Fix DPA reservation vs cxl_endpoint_decoder lifetime
Dan Williams
1
-2
/
+5
2022-08-02
cxl/acpi: Minimize granularity for x1 interleaves
Dan Williams
2
-0
/
+8
2022-08-02
cxl/region: Delete 'region' attribute from root decoders
Dan Williams
1
-1
/
+2
2022-08-02
cxl/acpi: Autoload driver for 'cxl_acpi' test devices
Dan Williams
1
-0
/
+7
2022-08-01
cxl/region: decrement ->nr_targets on error in cxl_region_attach()
Dan Carpenter
1
-1
/
+3
2022-08-01
cxl/region: prevent underflow in ways_to_cxl()
Dan Carpenter
2
-3
/
+4
2022-08-01
cxl/region: uninitialized variable in alloc_hpa()
Dan Carpenter
1
-1
/
+1
2022-07-29
powerpc/mm: Export memory_add_physaddr_to_nid() for modules
Michael Ellerman
1
-0
/
+1
2022-07-26
cxl/region: Introduce cxl_pmem_region objects
Dan Williams
8
-12
/
+446
2022-07-26
cxl/pmem: Fix offline_nvdimm_bus() to offline by bridge
Dan Williams
2
-4
/
+18
2022-07-26
cxl/region: Add region driver boiler plate
Dan Williams
4
-1
/
+66
2022-07-25
cxl/hdm: Commit decoder state to hardware
Dan Williams
6
-11
/
+486
2022-07-25
cxl/region: Program target lists
Dan Williams
4
-11
/
+259
2022-07-25
cxl/region: Attach endpoint decoders
Dan Williams
5
-12
/
+394
2022-07-25
cxl/acpi: Add a host-bridge index lookup mechanism
Dan Williams
2
-0
/
+18
2022-07-25
cxl/region: Enable the assignment of endpoint decoders to regions
Dan Williams
6
-2
/
+340
2022-07-25
cxl/region: Allocate HPA capacity to regions
Dan Williams
4
-1
/
+183
2022-07-25
cxl/region: Add interleave geometry attributes
Ben Widawsky
3
-0
/
+188
2022-07-25
cxl/region: Add a 'uuid' attribute
Ben Widawsky
3
-0
/
+153
2022-07-22
cxl/region: Add region creation support
Ben Widawsky
9
-0
/
+311
2022-07-22
resource: Introduce alloc_free_mem_region()
Dan Williams
3
-35
/
+150
2022-07-22
cxl/mem: Enumerate port targets before adding endpoints
Dan Williams
3
-29
/
+47
2022-07-22
cxl/hdm: Add sysfs attributes for interleave ways + granularity
Ben Widawsky
2
-0
/
+50
2022-07-22
cxl/port: Move dport tracking to an xarray
Dan Williams
3
-56
/
+47
2022-07-22
cxl/port: Move 'cxl_ep' references to an xarray per port
Dan Williams
2
-34
/
+30
2022-07-22
cxl/port: Record parent dport when adding ports
Dan Williams
4
-20
/
+27
2022-07-22
cxl/port: Record dport in endpoint references
Dan Williams
2
-17
/
+37
2022-07-22
cxl/hdm: Add support for allocating DPA to an endpoint decoder
Dan Williams
4
-2
/
+295
2022-07-22
cxl/hdm: Track next decoder to allocate
Dan Williams
3
-0
/
+18
2022-07-22
cxl/hdm: Add 'mode' attribute to decoder objects
Dan Williams
4
-0
/
+55
2022-07-22
cxl/hdm: Enumerate allocated DPA
Dan Williams
3
-11
/
+149
2022-07-21
cxl/core: Define a 'struct cxl_endpoint_decoder'
Dan Williams
4
-17
/
+48
2022-07-21
cxl/core: Define a 'struct cxl_root_decoder'
Dan Williams
3
-13
/
+76
2022-07-21
cxl/acpi: Track CXL resources in iomem_resource
Dan Williams
3
-3
/
+149
2022-07-21
cxl/core: Define a 'struct cxl_switch_decoder'
Dan Williams
5
-91
/
+191
2022-07-20
Documentation/cxl: Use a double line break between entries
Dan Williams
1
-0
/
+16
2022-07-20
cxl/port: Read CDAT table
Ira Weiny
5
-0
/
+244
2022-07-20
driver-core: Introduce BIN_ATTR_ADMIN_{RO,RW}
Ira Weiny
1
-0
/
+16
2022-07-20
cxl/pci: Create PCI DOE mailbox's for memory devices
Ira Weiny
3
-0
/
+48
2022-07-20
PCI/DOE: Add DOE mailbox support functions
Jonathan Cameron
6
-1
/
+646
[next]