summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* drm/i915: Ocd the HSW PCI ID hex numbersVille Syrjälä2020-10-201-3/+3
* drm/i915: Try to fix the SKL GT3/4 vs. GT3e/4e commentsVille Syrjälä2020-10-201-6/+6
* drm/i915: Add SKL GT1.5 PCI IDsAlexei Podtelezhnikov2020-10-201-3/+6
* drm/i915: Reclassify SKL 0x1923 and 0x1927 as ULTAlexei Podtelezhnikov2020-10-201-3/+3
* drm/i915: Reclassify SKL 0x192a as GT3Alexei Podtelezhnikov2020-10-201-1/+1
* drm/i915: Update Haswell PCI IDsAlexei Podtelezhnikov2020-10-201-1/+1
* drm/i915: Sort the mess around ICP TC hotplugs regsVille Syrjälä2020-10-201-107/+106
* drm/i915: Refactor .hpd_irq_setup() calls a bitVille Syrjälä2020-10-201-10/+12
* drm/i915: Reorder hpd init vs. display resumeVille Syrjälä2020-10-205-34/+46
* drm/i915: s/intel_dp_sink_dpms/intel_dp_set_power/Ville Syrjälä2020-10-204-17/+17
* drm/i915: Move the lspcon resume from .reset() to intel_dp_sink_dpms()Ville Syrjälä2020-10-201-3/+2
* drm/i915: Drop runtime-pm assert from vgpu io accessorsChris Wilson2020-10-201-1/+26
* drm/i915: Force VT'd workarounds when running as a guest OSChris Wilson2020-10-201-1/+5
* drm/i915/display/fbc: Implement WA 22010751166José Roberto de Souza2020-10-201-0/+7
* drm/i915/display: Program DBUF_CTL tracker state serviceJosé Roberto de Souza2020-10-202-5/+23
* drm/i915: Inline intel_dp_ycbcr420_config()Ville Syrjälä2020-10-161-24/+9
* drm/i915: Nuke lspcon_ycbcr420_config()Ville Syrjälä2020-10-163-21/+3
* drm/i915: Nuke lspcon_downsamplingVille Syrjälä2020-10-163-23/+12
* drm/i915: Mark initial fb obj as WT on eLLC machines to avoid rcu lockup duri...Ville Syrjälä2020-10-161-0/+8
* drm/i915: Apply WAC6entrylatency to kbl/cflVille Syrjälä2020-10-161-0/+8
* drm/i915/rkl: Add new cdclk tableMatt Roper2020-10-161-1/+31
* drm/i915/dgfx: define llc and snooping behaviourMichel Thierry2020-10-161-0/+2
* drm/i915/dg1: Update DMC_DEBUG registerAnshuman Gupta2020-10-162-2/+8
* drm/i915/dg1: DG1 does not support DC6Anshuman Gupta2020-10-161-1/+4
* drm/i915/dg1: Add initial DG1 workaroundsStuart Summers2020-10-156-44/+131
* drm/i915/dg1: Load DMCMatt Atwood2020-10-151-3/+9
* drm/i915/dg1: Enable DPLL for DG1Lucas De Marchi2020-10-152-4/+8
* drm/i915/dg1: Add and setup DPLLs for DG1Aditya Swarup2020-10-151-4/+38
* drm/i915/dg1: Add DPLL macros for DG1Aditya Swarup2020-10-152-1/+33
* drm/i915/dg1: Add DG1 power wellsLucas De Marchi2020-10-152-2/+6
* drm/i915/cnl: skip PW_DDI_F on certain skusLucas De Marchi2020-10-152-12/+9
* drm/i915/display: allow to skip certain power wellsAditya Swarup2020-10-151-6/+18
* drm/i915/jsl: Split EHL/JSL platform info and PCI idsTejas Upadhyay2020-10-1416-38/+54
* drm/i915: Force DPCD backlight mode for BOE 2270 panelAaron Ma2020-10-131-0/+1
* drm/i915/dpcd_bl: uncheck PWM_PIN_CAP when detect eDP backlight capabilitiesAaron Ma2020-10-131-2/+1
* drm/i915/dp: Tweak initial dpcd backlight.enabled valueSean Paul2020-10-121-11/+20
* drm/i915: Switch to LTTPR non-transparent mode link trainingImre Deak2020-10-125-73/+321
* drm/i915: Switch to LTTPR transparent mode link trainingImre Deak2020-10-124-0/+60
* drm/dp: Add LTTPR helpersImre Deak2020-10-122-4/+290
* drm/i915: Factor out a helper to disable the DPCD training patternImre Deak2020-10-121-16/+17
* drm/i915: Simplify the link training functionsImre Deak2020-10-123-30/+79
* drm/i915: Fix DP link training pattern maskImre Deak2020-10-124-8/+13
* drm/i915: Update gen12 multicast register rangesMatt Roper2020-10-101-6/+22
* drm/i915: Update gen12 forcewake tableMatt Roper2020-10-101-30/+99
* drm/i915: Rename FORCEWAKE_BLITTER to FORCEWAKE_GTMatt Roper2020-10-106-63/+63
* drm/i915/display: Program PSR2 selective fetch registersJosé Roberto de Souza2020-10-104-9/+131
* drm/i915/display: Check PSR parameter and flag only in state compute phaseJosé Roberto de Souza2020-10-101-32/+41
* drm/i915/display: Ignore IGNORE_PSR2_HW_TRACKING for platforms without sel fetchJosé Roberto de Souza2020-10-101-1/+1
* drm/i915/vbt: Add VRR VBT toggleJosé Roberto de Souza2020-10-091-0/+1
* drm/i915/vbt: Update the version and expected size of BDB_GENERAL_DEFINITIONS...José Roberto de Souza2020-10-091-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-05 07:09:01 +0100