summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'clk-ti' into clk-nextStephen Boyd2019-05-0721-23/+50
|\
| * clk: Remove CLK_IS_BASIC clk flagStephen Boyd2019-04-2614-14/+13
| * clk: ti: dra7: disable the RNG and TIMER12 clkctrl clocks on HS devicesTero Kristo2019-04-256-8/+16
| * clk: ti: dra7x: prevent non-existing clkctrl clocks from registeringTero Kristo2019-04-254-2/+22
| * ARM: omap2+: hwmod: drop CLK_IS_BASIC flag usageTero Kristo2019-04-251-2/+2
| * clk: ti: export the omap2_clk_is_hw_omap callTero Kristo2019-04-252-1/+1
| |
| \
| \
| \
| \
| \
| \
| \
*-------. \ Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd2019-05-0759-259/+2424
|\ \ \ \ \ \
| | | | | * | clk: sunxi-ng: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-012-3/+3
| | | | | * | clk: sprd: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-016-6/+6
| | | | | * | clk: renesas: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-013-6/+6
| | | | | * | clk: qcom: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-011-1/+1
| | | | | * | clk: davinci: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-012-2/+2
| | | | | * | clk: actions: Use the correct style for SPDX License IdentifierNishad Kamdar2019-05-019-9/+9
| | | | | |/
| | | | * | clk: sifive: add a driver for the SiFive FU540 PRCI IP blockPaul Walmsley2019-05-035-0/+647
| | | | * | clk: analogbits: add Wide-Range PLL libraryPaul Walmsley2019-05-037-0/+457
| | | | * | dt-bindings: clk: add documentation for the SiFive PRCI driverPaul Walmsley2019-04-301-0/+46
| | | * | | clk: at91: Mark struct clk_range as constStephen Boyd2019-04-257-14/+14
| | | * | | clk: at91: add sam9x60 pmc driverAlexandre Belloni2019-04-252-0/+308
| | | * | | dt-bindings: clk: at91: add bindings for SAM9X60 pmcAlexandre Belloni2019-04-251-1/+2
| | | * | | clk: at91: add sam9x60 PLL driverAlexandre Belloni2019-04-253-0/+337
| | | * | | clk: at91: master: Add sam9x60 supportAlexandre Belloni2019-04-253-3/+8
| | | * | | clk: at91: usb: Add sam9x60 supportAlexandre Belloni2019-04-252-6/+30
| | | * | | clk: at91: allow configuring generated PCR layoutAlexandre Belloni2019-04-255-30/+30
| | | * | | clk: at91: allow configuring peripheral PCR layoutAlexandre Belloni2019-04-257-25/+71
| | | * | | clk: at91: sckc: handle different RC startup timeAlexandre Belloni2019-04-251-2/+15
| | | * | | clk: at91: modernize sckc bindingAlexandre Belloni2019-04-251-89/+36
| | | * | | dt-bindings: clock: at91: new sckc bindingsAlexandre Belloni2019-04-251-18/+12
| | | | |/ | | | |/|
| | * | | clk: tegra: divider: Mark Memory Controller clock as read-onlyDmitry Osipenko2019-04-251-1/+2
| | * | | clk: tegra: emc: Replace BUG() with WARN_ONCE()Dmitry Osipenko2019-04-251-1/+4
| | * | | clk: tegra: emc: Fix EMC max-rate clampingDmitry Osipenko2019-04-251-7/+10
| | * | | clk: tegra: emc: Support multiple RAM codesDmitry Osipenko2019-04-251-14/+23
| | * | | clk: tegra: emc: Don't enable EMC clock manuallyDmitry Osipenko2019-04-251-2/+0
| | * | | clk: tegra124: Remove lock-enable bit from PLLMDmitry Osipenko2019-04-251-2/+1
| | * | | clk: tegra: Fix PLLM programming on Tegra124+ when PMC overrides dividerDmitry Osipenko2019-04-251-2/+2
| | * | | clk: tegra: Don't enable already enabled PLLsDmitry Osipenko2019-04-201-13/+37
| | |/ /
| * | | clk: stm32mp1: Add ddrperfm clockGabriel Fernandez2019-04-291-0/+3
| * | | clk: stm32: Introduce clocks of STM32F769 boardGabriel Fernandez2019-04-253-10/+310
| |/ /
| | |
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
| \ \
*-------. \ \ Merge branches 'clk-hisi', 'clk-lochnagar', 'clk-allwinner', 'clk-rockchip' a...Stephen Boyd2019-05-0720-69/+673
|\ \ \ \ \ \ \
| | | | | * | | clk: qoriq: increase array size of cmux_to_groupYogesh Gaur2019-04-251-2/+2
| | | | | * | | dt-bindings: qoriq-clock: Add ls1028a chip compatible stringYuantian Tang2019-04-251-0/+1
| | | | | * | | clk: qoriq: Add ls1028a clock configurationYuantian Tang2019-04-251-0/+68
| | | | | * | | clk: qoriq: add more PLL divider clocks supportYuantian Tang2019-04-251-2/+3
| | | | | * | | dt-bindings: qoriq-clock: add more PLL divider clocks supportYuantian Tang2019-04-251-2/+2
| | | | | |/ /
| | | | * | | Merge tag 'v5.2-rockchip-clk-1' of git://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2019-04-254-26/+60
| | | | |\ \ \ | | | | | |/ / | | | | |/| |
| | | | | * | clk: rockchip: undo several noc and special clocks as critical on rk3288Douglas Anderson2019-04-231-9/+4
| | | | | * | clk: rockchip: add a COMPOSITE_DIV_OFFSET clock-typeFinley Xiao2019-04-122-3/+29
| | | | | * | clk: rockchip: Turn on "aclk_dmac1" for suspend on rk3288Douglas Anderson2019-04-121-0/+11
| | | | | * | clk: rockchip: Limit use of USB PHY clock to USB on rk3288Matthias Kaehlcke2019-04-121-2/+2
| | | | | * | clk: rockchip: Fix video codec clocks on rk3288Douglas Anderson2019-04-121-2/+2
| | | | | * | clk: rockchip: Make rkpwm a critical clock on rk3288Douglas Anderson2019-04-111-1/+3
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-27 07:56:38 +0100