summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | arm64: enable KEXEC_FILE configAKASHI Takahiro2018-12-063-1/+27
| * | arm64: cpufeature: add MMFR0 helper functionsAKASHI Takahiro2018-12-061-0/+48
| * | arm64: add image head flag definitionsAKASHI Takahiro2018-12-063-9/+74
| * | kexec_file: kexec_walk_memblock() only walks a dedicated region at kdumpAKASHI Takahiro2018-12-061-3/+6
| * | powerpc, kexec_file: factor out memblock-based arch_kexec_walk_mem()AKASHI Takahiro2018-12-063-60/+57
| * | s390, kexec_file: drop arch_kexec_mem_walk()AKASHI Takahiro2018-12-063-10/+12
| * | kexec_file: make kexec_image_post_load_cleanup_default() globalAKASHI Takahiro2018-12-062-1/+2
| * | asm-generic: add kexec_file_load system call to unistd.hAKASHI Takahiro2018-12-061-1/+3
| |/
* | Merge branch 'kvm/cortex-a76-erratum-1165522' into aarch64/for-next/coreWill Deacon2018-12-1011-21/+129
|\ \
| * | arm64: Add configuration/documentation for Cortex-A76 erratum 1165522Marc Zyngier2018-12-102-0/+13
| * | arm64: KVM: Handle ARM erratum 1165522 in TLB invalidationMarc Zyngier2018-12-101-15/+51
| * | arm64: KVM: Add synchronization on translation regime change for erratum 1165522Marc Zyngier2018-12-102-0/+27
| * | arm64: KVM: Force VHE for systems affected by erratum 1165522Marc Zyngier2018-12-103-1/+14
| * | arm64: Add TCR_EPD{0,1} definitionsMarc Zyngier2018-12-101-0/+4
| * | arm64: KVM: Install stage-2 translation before enabling trapsMarc Zyngier2018-12-101-2/+2
| * | KVM: arm64: Rework detection of SVE, !VHE systemsMarc Zyngier2018-12-103-8/+8
| * | arm64: KVM: Make VHE Stage-2 TLB invalidation operations non-interruptibleMarc Zyngier2018-12-101-10/+25
| |/
* | arm64: smp: Handle errors reported by the firmwareSuzuki K Poulose2018-12-101-0/+1
* | arm64: smp: Rework early feature mismatched detectionWill Deacon2018-12-103-19/+19
* | arm64: Kconfig: Re-jig CONFIG options for 52-bit VAWill Deacon2018-12-108-30/+41
* | arm64: mm: Allow forcing all userspace addresses to 52-bitSteve Capper2018-12-103-1/+25
* | arm64: mm: introduce 52-bit userspace supportSteve Capper2018-12-108-10/+43
* | arm64: mm: Prevent mismatched 52-bit VA supportSteve Capper2018-12-102-0/+31
* | arm64: mm: Offset TTBR1 to allow 52-bit PTRS_PER_PGDSteve Capper2018-12-105-0/+39
* | arm64: mm: Define arch_get_mmap_end, arch_get_mmap_baseSteve Capper2018-12-101-0/+7
* | arm64: mm: Introduce DEFAULT_MAP_WINDOWSteve Capper2018-12-105-6/+12
* | mm: mmap: Allow for "high" userspace addressesSteve Capper2018-12-101-7/+18
* | arm64: kasan: Increase stack size for KASAN_EXTRAQian Cai2018-12-101-1/+6
* | arm64: Fix minor issues with the dcache_by_line_op macroWill Deacon2018-12-102-12/+21
* | arm64: remove arm64ksyms.cMark Rutland2018-12-102-31/+1
* | arm64: frace: use asm EXPORT_SYMBOL()Mark Rutland2018-12-102-5/+4
* | arm64: string: use asm EXPORT_SYMBOL()Mark Rutland2018-12-1012-20/+14
* | arm64: uaccess: use asm EXPORT_SYMBOL()Mark Rutland2018-12-105-10/+11
* | arm64: page: use asm EXPORT_SYMBOL()Mark Rutland2018-12-103-3/+2
* | arm64: smccc: use asm EXPORT_SYMBOL()Mark Rutland2018-12-102-5/+4
* | arm64: tishift: use asm EXPORT_SYMBOL()Mark Rutland2018-12-102-7/+5
* | arm64: add EXPORT_SYMBOL_NOKASAN()Mark Rutland2018-12-101-0/+9
* | arm64: move memstart_addr export inlineMark Rutland2018-12-102-3/+2
* | arm64: remove bitop exportsMark Rutland2018-12-101-8/+0
* | arm64: cmpxchg: Use "K" instead of "L" for ll/sc immediate constraintWill Deacon2018-12-071-1/+1
* | arm64: percpu: Rewrite per-cpu ops to allow use of LSE atomicsWill Deacon2018-12-071-230/+160
* | arm64: Avoid masking "old" for LSE cmpxchg() implementationWill Deacon2018-12-073-4/+12
* | arm64: Avoid redundant type conversions in xchg() and cmpxchg()Will Deacon2018-12-073-107/+108
* | arm64: preempt: Provide our own implementation of asm/preempt.hWill Deacon2018-12-073-2/+101
* | preempt: Move PREEMPT_NEED_RESCHED definition into arch codeWill Deacon2018-12-073-3/+5
* | arm64: hugetlb: Register hugepages during arch initAllen Pais2018-12-061-11/+22
* | arm64: crypto: add NEON accelerated XOR implementationJackie Liu2018-12-064-1/+263
* | arm64/neon: add workaround for ambiguous C99 stdint.h typesJackie Liu2018-12-061-0/+39
* | arm64: entry: Remove confusing commentWill Deacon2018-12-061-4/+0
* | arm64: entry: Place an SB sequence following an ERET instructionWill Deacon2018-12-063-0/+7
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-01 06:09:26 +0100