summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* iommu/arm-smmu-v3: Fix build error without CONFIG_PCI_ATSYueHaibing2019-09-031-0/+7
* Merge branch 'for-joerg/arm-smmu/updates' of git://git.kernel.org/pub/scm/lin...Joerg Roedel2019-08-2329-1043/+1943
|\
| * Merge branches 'for-joerg/arm-smmu/smmu-v2' and 'for-joerg/arm-smmu/smmu-v3' ...Will Deacon2019-08-2325-437/+1182
| |\
| | * Revert "iommu/arm-smmu-v3: Disable detection of ATS and PRI"Will Deacon2019-08-221-2/+0
| | * iommu/arm-smmu-v3: Avoid locking on invalidation path when not using ATSWill Deacon2019-08-221-5/+32
| | * iommu/arm-smmu-v3: Fix ATC invalidation ordering wrt main TLBsWill Deacon2019-08-211-7/+9
| | * iommu/arm-smmu-v3: Rework enabling/disabling of ATS for PCI mastersWill Deacon2019-08-211-19/+28
| | * iommu/arm-smmu-v3: Don't issue CMD_SYNC for zero-length invalidationsWill Deacon2019-08-211-0/+3
| | * iommu/arm-smmu-v3: Remove boolean bitfield for 'ats_enabled' flagWill Deacon2019-08-211-1/+1
| | * iommu/arm-smmu-v3: Disable detection of ATS and PRIWill Deacon2019-08-211-0/+2
| | * iommu/arm-smmu-v3: Document ordering guarantees of command insertionWill Deacon2019-08-211-0/+16
| | * iommu/arm-smmu-v3: Defer TLB invalidation until ->iotlb_sync()Will Deacon2019-08-081-29/+42
| | * iommu/arm-smmu-v3: Reduce contention during command-queue insertionWill Deacon2019-08-081-144/+533
| | * iommu/arm-smmu-v3: Operate directly on low-level queue where possibleWill Deacon2019-07-291-27/+31
| | * iommu/arm-smmu-v3: Move low-level queue fields out of arm_smmu_queueWill Deacon2019-07-291-41/+47
| | * iommu/arm-smmu-v3: Drop unused 'q' argument from Q_OVF macroWill Deacon2019-07-291-6/+6
| | * iommu/arm-smmu-v3: Separate s/w and h/w views of prod and cons indexesWill Deacon2019-07-291-14/+22
| | * iommu/io-pgtable: Pass struct iommu_iotlb_gather to ->tlb_add_page()Will Deacon2019-07-298-29/+47
| | * iommu/io-pgtable: Pass struct iommu_iotlb_gather to ->unmap()Will Deacon2019-07-2910-15/+16
| | * iommu/io-pgtable: Remove unused ->tlb_sync() callbackWill Deacon2019-07-2910-54/+16
| | * iommu/io-pgtable: Replace ->tlb_add_flush() with ->tlb_add_page()Will Deacon2019-07-2910-71/+105
| | * iommu/io-pgtable-arm: Call ->tlb_flush_walk() and ->tlb_flush_leaf()Will Deacon2019-07-293-15/+41
| | * iommu/io-pgtable: Hook up ->tlb_flush_walk() and ->tlb_flush_leaf() in driversWill Deacon2019-07-297-0/+116
| | * iommu/io-pgtable: Introduce tlb_flush_walk() and tlb_flush_leaf()Will Deacon2019-07-291-5/+19
| | * iommu: Pass struct iommu_iotlb_gather to ->unmap() and ->iotlb_sync()Will Deacon2019-07-2918-33/+73
| | * iommu: Introduce iommu_iotlb_gather_add_page()Will Deacon2019-07-241-0/+31
| | * iommu: Introduce struct iommu_iotlb_gather for batching TLB flushesWill Deacon2019-07-244-22/+75
| | * iommu/io-pgtable: Rename iommu_gather_ops to iommu_flush_opsWill Deacon2019-07-2410-20/+20
| | * iommu/io-pgtable-arm: Remove redundant call to io_pgtable_tlb_sync()Will Deacon2019-07-242-2/+0
| | * iommu: Remove empty iommu_tlb_range_add() callback from iommu_opsWill Deacon2019-07-244-25/+0
| * | iommu/arm-smmu: Ensure 64-bit I/O accessors are available on 32-bit CPURobin Murphy2019-08-202-1/+1
| * | iommu/arm-smmu: Make private implementation details staticWill Deacon2019-08-201-5/+5
| * | iommu/arm-smmu: Add context init implementation hookRobin Murphy2019-08-193-48/+87
| * | iommu/arm-smmu: Add reset implementation hookRobin Murphy2019-08-193-35/+54
| * | iommu/arm-smmu: Add configuration implementation hookRobin Murphy2019-08-193-14/+38
| * | iommu/arm-smmu: Move Secure access quirk to implementationRobin Murphy2019-08-193-99/+114
| * | iommu/arm-smmu: Add implementation infrastructureRobin Murphy2019-08-195-81/+108
| * | iommu/arm-smmu: Rename arm-smmu-regs.hRobin Murphy2019-08-193-5/+5
| * | iommu/arm-smmu: Abstract GR0 accessesRobin Murphy2019-08-191-48/+58
| * | iommu/arm-smmu: Abstract context bank accessesRobin Murphy2019-08-191-65/+73
| * | iommu/arm-smmu: Abstract GR1 accessesRobin Murphy2019-08-191-7/+27
| * | iommu/arm-smmu: Get rid of weird "atomic" writeRobin Murphy2019-08-191-16/+7
| * | iommu/arm-smmu: Split arm_smmu_tlb_inv_range_nosync()Robin Murphy2019-08-191-28/+36
| * | iommu/arm-smmu: Rework cb_base handlingRobin Murphy2019-08-191-10/+15
| * | iommu/arm-smmu: Convert context bank registers to bitfieldsRobin Murphy2019-08-193-56/+59
| * | iommu/arm-smmu: Convert GR1 registers to bitfieldsRobin Murphy2019-08-192-28/+23
| * | iommu/arm-smmu: Convert GR0 registers to bitfieldsRobin Murphy2019-08-192-93/+84
| * | iommu/qcom: Mask TLBI addresses correctlyRobin Murphy2019-08-191-1/+1
| * | iommu/arm-smmu: Mask TLBI address correctlyRobin Murphy2019-08-191-1/+1
| |/
* | Linux 5.3-rc5v5.3-rc5Linus Torvalds2019-08-181-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-18 01:32:11 +0100