index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...
Linus Torvalds
2020-06-10
203
-1245
/
+15228
|
\
|
*
clk: mediatek: Remove ifr{0,1}_cfg_regs structures
Stephen Boyd
2020-06-09
1
-30
/
+0
|
*
clk: baikal-t1: remove redundant assignment to variable 'divider'
Colin Ian King
2020-06-09
1
-1
/
+1
|
*
clk: baikal-t1: fix spelling mistake "Uncompatible" -> "Incompatible"
Colin Ian King
2020-06-09
1
-1
/
+1
|
*
dt-bindings: clock: Add a missing include to MMP Audio Clock binding
Lubomir Rintel
2020-06-09
1
-0
/
+1
|
*
-
-
-
-
-
.
Merge branches 'clk-vc5', 'clk-hsdk', 'clk-mediatek' and 'clk-baikal' into cl...
Stephen Boyd
2020-06-01
38
-32
/
+4413
|
|
\
\
\
\
|
|
|
|
|
*
clk: Add Baikal-T1 CCU Dividers driver
Serge Semin
2020-05-30
5
-0
/
+1210
|
|
|
|
|
*
clk: Add Baikal-T1 CCU PLLs driver
Serge Semin
2020-05-30
7
-0
/
+860
|
|
|
|
|
*
dt-bindings: clk: Add Baikal-T1 CCU Dividers binding
Serge Semin
2020-05-30
3
-0
/
+245
|
|
|
|
|
*
dt-bindings: clk: Add Baikal-T1 CCU PLLs binding
Serge Semin
2020-05-30
2
-0
/
+147
|
|
|
|
*
|
clk: mediatek: assign the initial value to clk_init_data of mtk_mux
Weiyi Lu
2020-05-29
1
-1
/
+1
|
|
|
|
*
|
clk: mediatek: Add MT6765 clock support
Owen Chen
2020-05-29
9
-0
/
+1523
|
|
|
|
*
|
clk: mediatek: add mt6765 clock IDs
Mars Cheng
2020-05-29
1
-0
/
+313
|
|
|
|
*
|
dt-bindings: clock: mediatek: document clk bindings vcodecsys for Mediatek MT...
Macpaul Lin
2020-05-29
1
-0
/
+27
|
|
|
|
*
|
dt-bindings: clock: mediatek: document clk bindings mipi0a for Mediatek MT676...
Macpaul Lin
2020-05-29
1
-0
/
+28
|
|
|
|
*
|
dt-bindings: clock: mediatek: document clk bindings for Mediatek MT6765 SoC
Macpaul Lin
2020-05-29
8
-0
/
+8
|
|
|
|
|
/
|
|
|
*
|
CLK: HSDK: CGU: add support for 148.5MHz clock
Eugeniy Paltsev
2020-05-29
1
-0
/
+1
|
|
|
*
|
CLK: HSDK: CGU: support PLL bypassing
Eugeniy Paltsev
2020-05-29
1
-27
/
+34
|
|
|
*
|
CLK: HSDK: CGU: check if PLL is bypassed first
Eugeniy Paltsev
2020-05-29
1
-4
/
+4
|
|
|
|
/
|
|
*
|
dt: Add bindings for IDT VersaClock 5P49V5925
Adam Ford
2020-05-30
1
-0
/
+1
|
|
*
|
clk: vc5: Add support for IDT VersaClock 5P49V6965
Adam Ford
2020-05-30
1
-0
/
+11
|
|
|
/
|
|
|
|
|
\
|
|
\
|
|
\
|
|
\
|
|
\
|
|
\
|
|
\
|
*
-
-
-
-
-
-
-
.
\
Merge branches 'clk-mmp', 'clk-intel', 'clk-ingenic', 'clk-qcom' and 'clk-sil...
Stephen Boyd
2020-06-01
54
-133
/
+8026
|
|
\
\
\
\
\
\
|
|
|
|
|
|
*
|
clk: clk-si5341: Add support for the Si5345 series
Mike Looijmans
2020-05-29
2
-6
/
+74
|
|
|
|
|
|
|
/
|
|
|
|
|
*
|
clk: qcom: Add missing msm8998 ufs_unipro_core_clk_src
Jeffrey Hugo
2020-05-29
2
-0
/
+28
|
|
|
|
|
*
|
dt-bindings: clock: Add YAML schemas for QCOM A53 PLL
Sivaprakash Murugesan
2020-05-27
2
-22
/
+40
|
|
|
|
|
*
|
clk: qcom: gcc-msm8939: Add MSM8939 Generic Clock Controller
Bryan O'Donoghue
2020-05-27
3
-0
/
+3997
|
|
|
|
|
*
|
clk: qcom: gcc: Add support for Secure control source clock
Taniya Das
2020-05-27
1
-0
/
+21
|
|
|
|
|
*
|
dt-bindings: clock: Add gcc_sec_ctrl_clk_src clock ID
Taniya Das
2020-05-27
1
-0
/
+1
|
|
|
|
|
*
|
clk: qcom: gcc: Add support for a new frequency for SC7180
Taniya Das
2020-05-27
1
-36
/
+37
|
|
|
|
|
*
|
clk: qcom: Add DT bindings for MSM8939 GCC
Bryan O'Donoghue
2020-05-14
3
-0
/
+319
|
|
|
|
|
*
|
clk: qcom: gcc: Add missing UFS clocks for SM8150
Vinod Koul
2020-05-14
1
-0
/
+84
|
|
|
|
|
*
|
clk: qcom: gcc: Add GPU and NPU clocks for SM8150
Vinod Koul
2020-05-14
1
-0
/
+64
|
|
|
|
|
*
|
clk: qcom: mmcc-msm8996: Properly describe GPU_GX gdsc
Bjorn Andersson
2020-05-14
2
-0
/
+6
|
|
|
|
|
*
|
clk: qcom: gdsc: Handle GDSC regulator supplies
Bjorn Andersson
2020-05-14
2
-0
/
+27
|
|
|
|
|
*
|
clk: qcom: msm8916: Fix the address location of pll->config_reg
Bryan O'Donoghue
2020-04-22
1
-4
/
+4
|
|
|
|
|
|
/
|
|
|
|
*
|
clk: ingenic: Mark ingenic_tcu_of_match as __maybe_unused
Stephen Boyd
2020-05-29
1
-1
/
+1
|
|
|
|
*
|
clk: X1000: Add FIXDIV for SSI clock of X1000.
周琰杰 (Zhou Yanjie)
2020-05-29
1
-6
/
+111
|
|
|
|
*
|
dt-bindings: clock: Add and reorder ABI for X1000.
周琰杰 (Zhou Yanjie)
2020-05-29
1
-28
/
+36
|
|
|
|
*
|
clk: Ingenic: Add CGU driver for X1830.
周琰杰 (Zhou Yanjie)
2020-05-29
3
-0
/
+459
|
|
|
|
*
|
dt-bindings: clock: Add X1830 clock bindings.
周琰杰 (Zhou Yanjie)
2020-05-29
1
-0
/
+55
|
|
|
|
*
|
clk: Ingenic: Adjust cgu code to make it compatible with X1830.
周琰杰 (Zhou Yanjie)
2020-05-29
7
-4
/
+41
|
|
|
|
*
|
clk: Ingenic: Remove unnecessary spinlock when reading registers.
周琰杰 (Zhou Yanjie)
2020-05-29
1
-11
/
+1
|
|
|
|
|
/
|
|
|
*
|
clk: intel: remove redundant initialization of variable rate64
Colin Ian King
2020-05-29
1
-1
/
+1
|
|
|
*
|
clk: intel: Add CGU clock driver for a new SoC
Rahul Tanwar
2020-05-27
7
-0
/
+1612
|
|
|
*
|
dt-bindings: clk: intel: Add bindings document & header file for CGU
Rahul Tanwar
2020-05-27
2
-0
/
+209
|
|
|
|
/
|
|
*
|
clk: mmp2: Add audio clock controller driver
Lubomir Rintel
2020-05-28
3
-0
/
+450
|
|
*
|
dt-bindings: clock: Add Marvell MMP Audio Clock Controller binding
Lubomir Rintel
2020-05-28
2
-0
/
+84
|
|
*
|
clk: mmp2: Add support for power islands
Lubomir Rintel
2020-05-28
5
-1
/
+170
|
|
*
|
dt-bindings: marvell,mmp2: Add ids for the power domains
Lubomir Rintel
2020-05-28
1
-0
/
+11
|
|
*
|
dt-bindings: clock: Make marvell,mmp2-clock a power controller
Lubomir Rintel
2020-05-28
1
-0
/
+5
[next]
