summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: Implement archrandom when Zkr is availableSamuel Ortiz2024-01-182-0/+81
* riscv: Optimize hweight API with Zbb extensionXiao Wang2024-01-182-1/+81
* riscv: add dependency among Image(.gz), loader(.bin), and vmlinuz.efiMasahiro Yamada2024-01-181-0/+2
* Merge patch series "riscv: ftrace: Miscellaneous ftrace improvements"Palmer Dabbelt2024-01-189-55/+348
|\
| * samples: ftrace: Add RISC-V support for SAMPLE_FTRACE_DIRECT[_MULTI]Song Shuai2024-01-186-0/+155
| * riscv: ftrace: Add DYNAMIC_FTRACE_WITH_DIRECT_CALLS supportSong Shuai2024-01-183-0/+18
| * riscv: ftrace: Make function graph use ftrace directlySong Shuai2024-01-183-56/+175
| * riscv: select FTRACE_MCOUNT_USE_PATCHABLE_FUNCTION_ENTRYSong Shuai2024-01-181-0/+1
* | Merge patch series "RISC-V: Disable DWARF5 with known broken LLVM versions"Palmer Dabbelt2024-01-183-8/+22
|\ \
| * | lib/Kconfig.debug: Update AS_HAS_NON_CONST_LEB128 comment and nameNathan Chancellor2024-01-181-5/+6
| * | riscv: Restrict DWARF5 when building with LLVM to known working versionsNathan Chancellor2024-01-182-0/+10
| * | riscv: Hoist linker relaxation disabling logic into KconfigNathan Chancellor2024-01-182-3/+6
| |/
* | Merge patch series "riscv: Add fine-tuned checksum functions"Palmer Dabbelt2024-01-187-8/+796
|\ \
| * | kunit: Add tests for csum_ipv6_magic and ip_fast_csumCharlie Jenkins2024-01-181-1/+283
| * | riscv: Add checksum libraryCharlie Jenkins2024-01-183-0/+338
| * | riscv: Add checksum headerCharlie Jenkins2024-01-181-0/+82
| * | riscv: Add static key for misaligned accessesCharlie Jenkins2024-01-182-3/+89
| * | asm-generic: Improve csum_foldCharlie Jenkins2024-01-181-3/+3
| |/
* | RISC-V: selftests: cbo: Ensure asm operands match constraintsAndrew Jones2024-01-181-10/+8
* | Merge patch series "riscv: support kernel-mode Vector"Palmer Dabbelt2024-01-1621-28/+838
|\ \
| * | riscv: vector: allow kernel-mode Vector with preemptionAndy Chiu2024-01-169-22/+286
| * | riscv: vector: use kmem_cache to manage vector contextAndy Chiu2024-01-163-2/+28
| * | riscv: vector: use a mask to write vstate_ctrlAndy Chiu2024-01-161-1/+2
| * | riscv: vector: do not pass task_struct into riscv_v_vstate_{save,restore}()Andy Chiu2024-01-165-13/+9
| * | riscv: fpu: drop SR_SD bit checkingAndy Chiu2024-01-161-2/+1
| * | riscv: lib: vectorize copy_to_user/copy_from_userAndy Chiu2024-01-166-1/+125
| * | riscv: sched: defer restoring Vector context for userAndy Chiu2024-01-168-5/+41
| * | riscv: Add vector extension XOR implementationGreentime Hu2024-01-164-0/+168
| * | riscv: vector: make Vector always available for softirq contextAndy Chiu2024-01-163-4/+19
| * | riscv: Add support for kernel mode vectorGreentime Hu2024-01-166-1/+182
| |/
* | Merge patch series "riscv: mm: Fixup & Optimize COMPAT code"Palmer Dabbelt2024-01-112-2/+2
|\ \
| * | riscv: mm: Fixup compat arch_get_mmap_endGuo Ren2024-01-111-1/+1
| * | riscv: mm: Fixup compat mode boot failureGuo Ren2024-01-111-1/+1
| |/
* | riscv: Fix an off-by-one in get_early_cmdline()Christophe JAILLET2024-01-111-2/+1
* | Merge patch series "tools: selftests: riscv: Fix compiler warnings"Palmer Dabbelt2024-01-116-8/+14
|\ \
| * | tools: selftests: riscv: Fix compile warnings in mm testsChristoph Müllner2024-01-111-0/+3
| * | tools: selftests: riscv: Fix compile warnings in vector testsChristoph Müllner2024-01-112-3/+3
| * | tools: selftests: riscv: Add missing include for vector testChristoph Müllner2024-01-111-0/+3
| * | tools: selftests: riscv: Fix compile warnings in cboChristoph Müllner2024-01-111-3/+3
| * | tools: selftests: riscv: Fix compile warnings in hwprobeChristoph Müllner2024-01-111-2/+2
| |/
* | riscv: Add support for BATCHED_UNMAP_TLB_FLUSHAlexandre Ghiti2024-01-115-21/+74
* | riscv: Use hugepage mappings for vmemmapAlexandre Ghiti2024-01-111-1/+20
* | dt-bindings: riscv: Document cbop-block-sizeDaniel Henrique Barboza2024-01-111-0/+5
* | Merge patch series "riscv: errata: thead: use riscv_nonstd_cache_ops for CMO"Palmer Dabbelt2024-01-113-46/+74
|\ \
| * | riscv: errata: thead: use pa based instructions for CMOJisheng Zhang2024-01-101-12/+6
| * | riscv: errata: thead: use riscv_nonstd_cache_ops for CMOJisheng Zhang2024-01-103-46/+80
| |/
* | dt-bindings: riscv: permit numbers in "riscv,isa"Conor Dooley2024-01-111-1/+1
* | dt-bindings: riscv: cpus: Clarify mmu-type interpretationSamuel Holland2024-01-111-2/+2
* | Merge patch series "RISC-V SBI debug console extension support"Palmer Dabbelt2024-01-117-12/+133
|\ \
| * | RISC-V: Enable SBI based earlycon supportAnup Patel2024-01-101-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 16:02:41 +0100