summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'remotes/lorenzo/pci/kirin'Bjorn Helgaas2020-10-211-1/+5
|\
| * PCI: kirin: Return -EPROBE_DEFER in case the gpio isn't readyBean Huo2020-09-281-1/+5
* | Merge branch 'remotes/lorenzo/pci/iproc'Bjorn Helgaas2020-10-213-17/+11
|\ \
| * | PCI: iproc: Fix using plain integer as NULL pointer in iproc_pcie_pltfm_probeKrzysztof Wilczyński2020-10-091-1/+1
| * | PCI: iproc: Use module_bcma_driver to simplify the codeLiu Shixin2020-10-021-12/+1
| * | PCI: iproc: Set affinity mask on MSI interruptsMark Tomlinson2020-09-081-4/+9
| |/
* | Merge branch 'remotes/lorenzo/pci/imx6'Bjorn Helgaas2020-10-211-23/+18
|\ \
| * | PCI: imx6: Do not output error message when devm_clk_get() failed with -EPROB...Anson Huang2020-09-071-20/+15
| * | PCI: imx6: Use fallthrough pseudo-keywordGustavo A. R. Silva2020-09-071-3/+3
| |/
* | Merge branch 'remotes/lorenzo/pci/hv'Bjorn Helgaas2020-10-211-3/+47
|\ \
| * | PCI: hv: Fix hibernation in case interrupts are not re-createdDexuan Cui2020-10-021-3/+47
| |/
* | Merge branch 'remotes/lorenzo/pci/dwc'Bjorn Helgaas2020-10-2127-1074/+887
|\ \
| * | PCI: dwc: Add link up check in dw_child_pcie_ops.map_bus()Hou Zhiqiang2020-10-201-0/+11
| * | PCI: dwc: Fix MSI page leakage in suspend/resumeJisheng Zhang2020-10-133-17/+36
| * | PCI: dwc: Skip PCIE_MSI_INTR0* programming if MSI is disabledJisheng Zhang2020-10-131-1/+1
| * | PCI: keystone: Remove iATU register mappingKunihiko Hayashi2020-10-131-16/+4
| * | PCI: dwc: Add common iATU register supportKunihiko Hayashi2020-10-131-0/+5
| * | dt-bindings: PCI: uniphier-ep: Add iATU register descriptionKunihiko Hayashi2020-10-131-6/+14
| * | dt-bindings: PCI: uniphier: Add iATU register descriptionKunihiko Hayashi2020-10-131-0/+1
| * | PCI: dwc: Fix 'cast truncates bits from constant value'Gustavo Pimentel2020-09-281-1/+1
| * | misc: pci_endpoint_test: Add driver data for Layerscape PCIe controllersHou Zhiqiang2020-09-241-2/+6
| * | misc: pci_endpoint_test: Add LS1088a in pci_device_id tableXiaowei Bao2020-09-241-0/+2
| * | PCI: layerscape: Add EP mode support for ls1088a and ls2088aXiaowei Bao2020-09-211-19/+53
| * | PCI: layerscape: Modify the MSIX to the doorbell modeXiaowei Bao2020-09-211-1/+2
| * | PCI: layerscape: Modify the way of getting capability with different PEXXiaowei Bao2020-09-211-8/+23
| * | PCI: layerscape: Fix some format issue of the codeXiaowei Bao2020-09-211-2/+2
| * | dt-bindings: pci: layerscape-pci: Add compatible strings for ls1088a and ls2088aXiaowei Bao2020-09-211-0/+2
| * | PCI: designware-ep: Modify MSI and MSIX CAP way of findingXiaowei Bao2020-09-212-21/+118
| * | PCI: designware-ep: Move the function of getting MSI capability forwardXiaowei Bao2020-09-211-4/+4
| * | PCI: designware-ep: Add the doorbell mode of MSI-X in EP modeXiaowei Bao2020-09-212-0/+31
| * | PCI: designware-ep: Add multiple PFs support for DWCXiaowei Bao2020-09-213-59/+143
| * | PCI: dwc: Use DBI accessorsRob Herring2020-09-102-10/+8
| * | PCI: dwc: Move N_FTS setup to common setupRob Herring2020-09-105-85/+35
| * | PCI: dwc/intel-gw: Drop unused max_widthRob Herring2020-09-101-4/+0
| * | PCI: dwc/intel-gw: Move getting PCI_CAP_ID_EXP offset to intel_pcie_link_setup()Rob Herring2020-09-101-14/+1
| * | PCI: dwc/intel-gw: Drop unnecessary checking of DT 'device_type' propertyRob Herring2020-09-101-6/+0
| * | PCI: dwc: Set PORT_LINK_DLL_LINK_EN in common setup codeRob Herring2020-09-102-4/+1
| * | PCI: dwc: Centralize link gen settingRob Herring2020-09-1011-151/+40
| * | PCI: dwc: Make ATU accessors privateRob Herring2020-09-082-18/+6
| * | PCI: dwc: Remove read_dbi2 codeRob Herring2020-09-083-36/+0
| * | PCI: dwc/tegra: Use common Designware port logic register definitionsRob Herring2020-09-082-34/+28
| * | PCI: dwc: Remove hardcoded PCI_CAP_ID_EXP offsetRob Herring2020-09-083-12/+7
| * | PCI: dwc/qcom: Use common PCI register definitionsRob Herring2020-09-081-10/+8
| * | PCI: dwc/imx6: Use common PCI register definitionsRob Herring2020-09-081-23/+14
| * | PCI: dwc/meson: Rework PCI config and DW port logic register accessesRob Herring2020-09-081-51/+25
| * | PCI: dwc/meson: Drop unnecessary RC config space initializationRob Herring2020-09-081-20/+0
| * | PCI: dwc/meson: Drop the duplicate number of lanes setupRob Herring2020-09-081-28/+1
| * | PCI: dwc: Ensure FAST_LINK_MODE is clearedRob Herring2020-09-082-1/+5
| * | PCI: dwc: Add a 'num_lanes' field to struct dw_pcieRob Herring2020-09-082-8/+7
| * | PCI: dwc/imx6: Remove duplicate define PCIE_LINK_WIDTH_SPEED_CONTROLRob Herring2020-09-081-2/+0
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-13 06:14:29 +0100