summaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* drm/i915/wm: move remaining watermark code out of intel_pm.cJani Nikula2023-02-1512-3981/+4052
* drm/i915: move memory frequency detection to intel_dram.cJani Nikula2023-02-153-130/+152
* drm/i915: Sanitize the display fused-off check on GEN7/8Imre Deak2023-02-151-2/+0
* drm/i915/dgfx, mtl+: Disable display functionality if the display is not presentImre Deak2023-02-152-0/+11
* drm/i915: Move display power initialization during driver probing laterImre Deak2023-02-152-7/+5
* drm/i915: Fix system suspend without fbdev being initializedImre Deak2023-02-151-1/+7
* drm/i915: Use encoder->devdata in eDP initVille Syrjälä2023-02-143-20/+15
* drm/i915: Iterate all child devs in intel_bios_is_port_present()Ville Syrjälä2023-02-141-1/+13
* drm/i915: Pass devdata to intel_bios_port_aux_ch()Ville Syrjälä2023-02-145-5/+7
* drm/i915: Populate encoder->devdata for g4x+ DP/HDMI portsVille Syrjälä2023-02-142-0/+20
* drm/i915: Consult the registered encoders for the ICL combo PHY w/aVille Syrjälä2023-02-141-1/+14
* drm/i915: Replace intel_bios_is_port_hpd_inverted() with intel_bios_encoder_h...Ville Syrjälä2023-02-143-26/+9
* drm/i915: Replace intel_bios_is_lane_reversal_needed() with intel_bios_encode...Ville Syrjälä2023-02-143-19/+7
* drm/i915: Replace intel_bios_is_lspcon_present() with intel_bios_encoder_is_l...Ville Syrjälä2023-02-146-27/+19
* drm/i915: Move variables to loop contextVille Syrjälä2023-02-141-20/+12
* drm/i915: Pass the whole encoder to hotplug_enables()Ville Syrjälä2023-02-141-30/+24
* drm/i915/dp: Increase slice_height for DPSuraj Kandpal2023-02-141-11/+23
* drm/i915: Prefix hex numbers with 0xVille Syrjälä2023-02-101-3/+3
* drm/i915: Include stepping information in device info dumpVille Syrjälä2023-02-101-0/+5
* drm/i915/display: Pass drm_i915_private as param to i915 funcsNirmoy Das2023-02-104-10/+10
* drm/i915: Replace wm.max_levels with wm.num_levels and use it everywhereVille Syrjälä2023-02-105-93/+70
* drm/i915: Populate wm.max_level for everyoneVille Syrjälä2023-02-103-27/+14
* drm/i915/mtl: Initialize empty clockgating hooks for MTLRadhakrishna Sripada2023-02-091-1/+3
* drm/i915/dg2: Drop one PCI IDMatt Roper2023-02-091-1/+0
* Revert "drm/i915/hwmon: Enable PL1 power limit"Ashutosh Dixit2023-02-081-5/+0
* drm/i915/bios: set default backlight controller indexJani Nikula2023-02-081-0/+1
* drm/i915/uncore: cast iomem to avoid sparse warningJani Nikula2023-02-081-2/+3
* drm/i915/dmc: drop "ucode" from function namesJani Nikula2023-02-084-20/+20
* drm/i915: Pick the backlight controller based on VBT on ICP+Ville Syrjälä2023-02-081-3/+31
* drm/i915: Populate encoder->devdata for DSI on icl+Ville Syrjälä2023-02-082-4/+14
* drm/i915: Fix VBT DSI DVO port handlingVille Syrjälä2023-02-081-10/+23
* drm/i915: Fix memory leaks in scatterlistMatt Atwood2023-02-061-2/+6
* drm/i915: Add another EHL pci idJonathan Gray2023-02-061-0/+1
* drm/i915/hwmon: Enable PL1 power limitAshutosh Dixit2023-02-061-0/+5
* drm/i915/dsb: Introduce intel_dsb_finish()Ville Syrjälä2023-02-033-4/+9
* drm/i915/dsb: Split intel_dsb_wait() from intel_dsb_commit()Ville Syrjälä2023-02-033-3/+13
* drm/i915/dsb: Pimp debug/error printsVille Syrjälä2023-02-031-4/+8
* drm/i915/fbdev: Implement fb_dirty for intel custom fb helperJouni Högander2023-02-031-0/+12
* drm/i915/dmc: check incoming dmc id validityJani Nikula2023-02-021-2/+6
* drm/i915/dmc: add is_valid_dmc_id() and use itJani Nikula2023-02-021-1/+6
* drm/i915/dmc: remove unnecessary dmc_id validity checkJani Nikula2023-02-021-5/+0
* drm/i915/dmc: add for_each_dmc_id() and use itJani Nikula2023-02-021-6/+9
* drm/i915/dmc: add proper name to dmc id enum and use itJani Nikula2023-02-022-40/+39
* drm/i915: Expose SAGV state via debugfsVille Syrjälä2023-02-013-7/+28
* drm/i915: Keep sagv status updated on icl+Ville Syrjälä2023-02-011-20/+29
* drm/i915: Introduce HAS_SAGV()Ville Syrjälä2023-02-012-4/+5
* drm/i915: Don't do the WM0->WM1 copy w/a if WM1 is already enabledVille Syrjälä2023-02-011-1/+2
* drm/i915/lvds: s/pipe_config/crtc_state/Ville Syrjälä2023-01-311-23/+23
* drm/i915/lvds: s/intel_encoder/encoder/ etc.Ville Syrjälä2023-01-311-70/+64
* drm/i915/lvds: s/dev_priv/i915/Ville Syrjälä2023-01-311-57/+54
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 03:53:53 +0100