summaryrefslogtreecommitdiffstats
path: root/Documentation/atomic_ops.txt (unfollow)
Commit message (Expand)AuthorFilesLines
2015-11-11MIPS: malta_qemu_32r6_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-6/+5
2015-11-11MIPS: malta_kvm_guest_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-7/+9
2015-11-11MIPS: malta_kvm_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-7/+9
2015-11-11MIPS: malta_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-4/+2
2015-11-11MIPS: lemote2f_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-8/+3
2015-11-11MIPS: lasat_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-5/+5
2015-11-11MIPS: fuloong2e_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-9/+5
2015-11-11MIPS: e55_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-3/+3
2015-11-11MIPS: capcella_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-3/+3
2015-11-11MIPS: bigsur_defconfig: Convert to use libata PATA driversBartlomiej Zolnierkiewicz1-6/+6
2015-11-11MIPS: Extend hardware table walking support to MIPS64Paul Burton2-3/+8
2015-11-11MIPS: Malta: Register UP SMP ops if all else failsPaul Burton2-0/+2
2015-11-11MIPS: Malta: Setup RAM regions via DTPaul Burton7-93/+204
2015-11-11MIPS: Malta: Remove fw_memblock_t abstractionPaul Burton2-80/+29
2015-11-11MIPS: Malta: Split obj-y entries across linesPaul Burton1-3/+9
2015-11-11MIPS: Allow RIXI for 32-bit kernels on MIPS64Paul Burton1-5/+1
2015-11-11MIPS: tlbex: Avoid placing software PTE bits in Entry* PFN fieldsPaul Burton1-2/+45
2015-11-11MIPS: Tidy EntryLo bit definitions, add PFNPaul Burton1-9/+3
2015-11-11MIPS: tlbex: Share MIPS32 32 bit phys & MIPS64 64 bit phys codePaul Burton1-11/+3
2015-11-11MIPS: tlbex: Remove some RIXI redundancyPaul Burton1-24/+10
2015-11-11MIPS: tlbex: Stop open-coding build_convert_pte_to_entryloPaul Burton1-8/+8
2015-11-11MIPS: Always use r4k_wait_irqoff for MIPSr6Paul Burton1-1/+10
2015-11-11MIPS: CM, CPC: Ensure core-other GCRs reflect the correct corePaul Burton2-0/+12
2015-11-11MIPS: CM: make use of mips_cm_{lock,unlock}_otherPaul Burton3-3/+9
2015-11-11MIPS: CM: Introduce core-other locking functionsPaul Burton2-0/+71
2015-11-11MIPS: CM: Fix GCR_Cx_CONFIG PVPE maskPaul Burton1-1/+1
2015-11-11MIPS: CPS: Warn if a core doesn't startPaul Burton1-1/+25
2015-11-11MIPS: CPS: Skip Config1 presence checkPaul Burton1-3/+1
2015-11-11MIPS: CPS: Read CM GCR base from cop0Paul Burton2-6/+8
2015-11-11MIPS: CPS: Early debug using an ns16550-compatible UARTPaul Burton5-0/+252
2015-11-11MIPS: Fix duplicate CP0_* definitions.James Hogan2-8/+3
2015-10-26MIPS: CPS: Set Status.KX on entry for MIPS64 kernelsPaul Burton1-1/+7
2015-10-26MIPS: CPS: Set Status.BEV bit during early bootPaul Burton1-1/+1
2015-10-26MIPS: Always read full 64 bit CM error GCRs for CM3Paul Burton2-34/+39
2015-10-26MIPS: Allow read64 GCR accessors to work on MIPS32 kernelsPaul Burton1-1/+11
2015-10-26MIPS: Avoid buffer overrun in mips_cm_error_reportPaul Burton1-0/+2
2015-10-26MIPS: Don't read GCRs when a CM is not presentPaul Burton1-7/+10
2015-10-26MIPS: Clarify mips_cm_is64 documentationPaul Burton1-6/+6
2015-10-26MIPS: Allow 24Hz timer frequencyPaul Burton1-3/+14
2015-10-26MIPS: traps: tidy up ebase calculationPaul Burton1-6/+3
2015-10-26MIPS: JZ4740: Remove unused linux/leds_pwm.h includeThierry Reding1-2/+0
2015-10-26MIPS: JZ4740: Use PWM lookup tableThierry Reding1-3/+8
2015-10-26MIPS: Use ARCH_USE_BUILTIN_BSWAP.Ralf Baechle4-1/+28
2015-10-26MIPS: Allow L2 prefetch to be configured via debugfsPaul Burton3-0/+92
2015-10-26MIPS: Declare mips_debugfs_dir in a headerPaul Burton7-7/+28
2015-10-26MIPS: Enable L2 prefetching for CM >= 2.5Paul Burton2-1/+77
2015-10-26MIPS: Introduce API for enabling & disabling L2 prefetchPaul Burton1-0/+27
2015-10-26MIPS: Allow compact branch policy to be changedPaul Burton2-0/+40
2015-10-26MIPS: Remove invalid checkAndrzej Hajda1-2/+2
2015-10-25Linux 4.3-rc7v4.3-rc7Linus Torvalds1-1/+1