summaryrefslogtreecommitdiffstats
path: root/Documentation/initrd.txt (unfollow)
Commit message (Expand)AuthorFilesLines
2014-08-08drm/i915/bdw: Provide the BDW specific HDMI buffer translation tableDamien Lespiau1-5/+23
2014-08-08drm/i915: Gather the HDMI level shifter logic into one placeDamien Lespiau3-9/+24
2014-08-08drm/i915: Introduce FBC False Color for debug purposes.Rodrigo Vivi4-0/+48
2014-08-08drm/i915: Align intel_dsi*.c files a bitDaniel Vetter3-17/+17
2014-08-08drm/i915: Add support for Video Burst Mode for MIPI DSIShobhit Kumar5-17/+57
2014-08-08drm/i915: Clarify CHV swing margin/deemph bitsVille Syrjälä3-6/+10
2014-08-08drm/i915: Call intel_{dp, hdmi}_prepare for chvVille Syrjälä2-0/+4
2014-08-08drm/i915: Split chv_update_pll() apartVille Syrjälä1-11/+19
2014-08-08drm/i915: Leave DPLL ref clocks onVille Syrjälä1-1/+1
2014-08-08drm/i915: Disable cdclk changes for chv until Punit is readyVille Syrjälä1-0/+8
2014-08-08drm/i915: Add cdclk change support for chvVille Syrjälä2-2/+52
2014-08-08d rm/i915: freeze display before the interrupts and GTPaulo Zanoni1-1/+1
2014-08-08drm/i915: Make ddi_clock_gate() HSW/BDW specificDaniel Vetter1-3/+9
2014-08-08drm/i915: Split the CDCLK retrieval per-platformDamien Lespiau1-17/+38
2014-08-08drm/i915: Make intel_ddi_calculate_wrpll() HSW/BDW specificDamien Lespiau1-7/+8
2014-08-08drm/i915: Split the BDW/HSW specific shared pll selectionDamien Lespiau1-16/+23
2014-08-08drm/i915: Fix stale comment for intel_ddi_pll_select()Damien Lespiau1-4/+5
2014-08-08drm/i915: Restrict hsw_dp_set_ddi_pll_sel() to HSW/BDWDamien Lespiau1-1/+1
2014-08-08drm/i915: Extract the HSW/BDW shared dpll init codeDamien Lespiau1-3/+9
2014-08-08drm/i915: Extract the HSW DDI selection code into its own functionDamien Lespiau1-10/+17
2014-08-08drm/i915: Add a space to the shared DPLL debug messageDamien Lespiau1-1/+1
2014-08-08drm/i915: Specify when the PLL hw state fields are validDamien Lespiau1-0/+3
2014-08-08drm/i915: Add DP training pattern 3 for CHVVille Syrjälä2-4/+16
2014-08-08drm/i915: Split a few long debug printsVille Syrjälä1-2/+4
2014-08-08drm/i915: Fix read back of plane stride registerRafael Barbalho1-2/+2
2014-08-08drm/i915: Add chv port D TX wellsVille Syrjälä2-0/+27
2014-08-08drm/i915: Add chv port B and C TX wellsVille Syrjälä1-0/+30
2014-08-08drm/i915: Add per-pipe power wells for chvVille Syrjälä2-0/+138
2014-08-08drm/i915: Add disp2d power well for chvVille Syrjälä1-0/+8
2014-08-08drm/i915: Kill intel_reset_dpio()Ville Syrjälä1-31/+0
2014-08-08drm/i915: Add chv cmnlane power wellsVille Syrjälä2-0/+90
2014-08-08drm/i915: Add chv_power_wells[]Ville Syrjälä1-0/+11
2014-08-08drm/i915: Kill intel_crtc->vbl_waitVille Syrjälä4-11/+3
2014-08-08drm: Add drm_crtc_vblank_waitqueue()Ville Syrjälä2-0/+12
2014-08-08drm/i915: State readout and cross-checking for dp_m2_n2Vandana Kannan1-8/+67
2014-08-08drm/i915: Set M2_N2 registers during mode setVandana Kannan3-23/+26
2014-08-08Revert "drm/i915: Enable semaphores on BDW"Rodrigo Vivi1-0/+4
2014-08-08drm/i915: read HEAD register back in init_ring_common() to enforce orderingJiri Kosina1-0/+3
2014-08-08drm/i915: Fix crash when failing to parse MIPI VBTRafael Barbalho1-1/+1
2014-08-07drm/i915: Bring GPU Freq to min while suspending.Deepak S1-1/+1
2014-08-07drm/i915: Fix DEIER and GTIER collecting for BDW.Rodrigo Vivi2-6/+15
2014-08-07drm/i915: Don't accumulate hangcheck score on forward progressMika Kuoppala3-3/+16
2014-08-07drm/i915: Add the WaCsStallBeforeStateCacheInvalidate:bdw workaround.Kenneth Graunke1-0/+9
2014-08-07drm/i915: Refactor Broadwell PIPE_CONTROL emission into a helper.Kenneth Graunke1-15/+22
2014-08-07drm/i915: Fix threshold for choosing 32 vs. 64 precisions for VLV DDL valuesVille Syrjälä1-5/+4
2014-08-07drm/i915: Fix drain latency precision multipler for VLVZhenyu Wang2-31/+31
2014-08-07drm/i915: Collect gtier properly on HSW.Rodrigo Vivi2-10/+12
2014-08-07drm/i915: Tune down MCH_SSKPD values warningDaniel Vetter1-5/+3
2014-08-07drm/i915: Tune done rc6 enabling outputDaniel Vetter1-6/+6
2014-08-07drm/i915: Don't require dev->struct_mutex in psr_match_conditionsDaniel Vetter1-1/+0
generated by cgit v1.2.3 (git 2.39.1) at 2025-02-06 07:38:34 +0100