summaryrefslogtreecommitdiffstats
path: root/Documentation/percpu-rw-semaphore.txt (unfollow)
Commit message (Expand)AuthorFilesLines
2014-11-26irqchip: mtk-sysirq: Add sysirq interrupt polarity supportYingjoe Chen2-0/+164
2014-11-26irqchip: gic: Support hierarchy irq domain.Yingjoe Chen2-24/+54
2014-11-26irqchip: GICv3: Binding updates for ITSMarc Zyngier1-0/+39
2014-11-26irqchip: GICv3: ITS: enable compilation of the ITS driverMarc Zyngier3-0/+6
2014-11-26irqchip: GICv3: ITS: plug ITS init into main GICv3 codeMarc Zyngier2-6/+40
2014-11-26irqchip: GICv3: ITS: DT probing and initializationMarc Zyngier1-0/+169
2014-11-26irqchip: GICv3: ITS: MSI supportMarc Zyngier2-0/+182
2014-11-26irqchip: GICv3: ITS: device allocation and configurationMarc Zyngier1-0/+74
2014-11-26irqchip: GICv3: ITS: tables allocatorsMarc Zyngier1-0/+292
2014-11-26irqchip: GICv3: ITS: LPI allocatorMarc Zyngier1-0/+103
2014-11-26irqchip: GICv3: ITS: irqchip implementationMarc Zyngier1-0/+77
2014-11-26irqchip: GICv3: ITS command queueMarc Zyngier2-0/+613
2014-11-26irqchip: GICv3: rework redistributor structureMarc Zyngier2-29/+59
2014-11-26irqchip: GICv3: Convert to domain hierarchyMarc Zyngier2-5/+38
2014-11-26arm64: PCI/MSI: Use asm-generic/msi.hMarc Zyngier1-0/+1
2014-11-23PCI/MSI: Allow an msi_controller to be associated to an irq domainMarc Zyngier2-2/+17
2014-11-23PCI/MSI: Provide mechanism to alloc/free MSI/MSIX interrupt from irqdomainJiang Liu2-3/+67
2014-11-23PCI/MSI: Enhance core to support hierarchy irqdomainJiang Liu3-0/+187
2014-11-23PCI/MSI: Move cached entry functions to irq coreJiang Liu3-18/+14
2014-11-23genirq: Provide default callbacks for msi_domain_opsJiang Liu2-13/+140
2014-11-23genirq: Introduce msi_domain_alloc/free_irqs()Jiang Liu2-0/+104