summaryrefslogtreecommitdiffstats
path: root/Kbuild (unfollow)
Commit message (Expand)AuthorFilesLines
2017-06-13Documentation: dt: Add TI SCI clock driverTero Kristo2-0/+38
2017-06-09clk: samsung: exynos542x: Add EPLL rate tableSylwester Nawrocki1-2/+17
2017-06-09clk: samsung: Add missing exynos5420 audio related clocksSylwester Nawrocki2-3/+10
2017-06-09clk: samsung: Add enable/disable operation for PLL36XX clocksSylwester Nawrocki1-37/+50
2017-06-09clk: samsung: s5pv210-audss: Convert to the new clk_hw APIMarek Szyprowski1-25/+27
2017-06-09clk: samsung: exynos-clkout: Convert to the new clk_hw APIMarek Szyprowski1-9/+9
2017-06-09clk: samsung: exynos-audss: Convert to the new clk_hw APIMarek Szyprowski1-28/+29
2017-06-07clk: samsung: Convert common drivers to the new clk_hw APIMarek Szyprowski5-105/+92
2017-06-07clk: samsung: Add local variable to match its purposeMarek Szyprowski1-4/+5
2017-06-07clk: samsung: Remove dead codeMarek Szyprowski1-4/+0
2017-06-07clk: imx7d: Fix the DDR PLL enable bitFabio Estevam1-1/+1
2017-06-05clk: at91: fix clk-generated compilationAlexandre Belloni1-0/+1
2017-06-03clk: versatile: delete old RealView clock implementationLinus Walleij3-99/+0
2017-06-03clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell1-5/+29
2017-06-03clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell1-1/+26
2017-06-03clk: bcm2835: Correct the prediv logicPhil Elwell1-1/+3
2017-06-03clk: add managed version of clk_bulk_getDong Aisheng2-0/+57
2017-06-03clk: add clk_bulk_get accessoriesDong Aisheng3-1/+269
2017-06-02clk: meson-gxbb: Add const to some parent name arraysStephen Boyd1-3/+3
2017-06-02clk: palmas: undo preparation of a clock source.Arvind Yadav1-0/+1
2017-06-02clk: Provide dummy of_clk_get_from_provider() for compile-testingGeert Uytterhoeven2-5/+4
2017-06-02clk: rockchip: mark some special clk as critical on rk3368Elaine Zhang1-1/+4
2017-06-02clk: rockchip: mark noc and some special clk as critical on rk3288Elaine Zhang1-4/+10
2017-06-02clk: rockchip: mark noc and some special clk as critical on rk3228Elaine Zhang1-1/+29
2017-06-02clk: rockchip: mark pclk_ddrupctl as critical_clock on rk3036Elaine Zhang1-0/+1
2017-06-02clk: rockchip: add clock controller for rk3128Elaine Zhang2-0/+613