summaryrefslogtreecommitdiffstats
path: root/arch/arm/Kconfig-nommu (unfollow)
Commit message (Expand)AuthorFilesLines
2015-11-14ARC: use ASL assembler mnemonicVineet Gupta1-3/+3
2015-11-14ARC: [arcompact] Handle bus error from userspace as Interrupt not exceptionVineet Gupta3-21/+44
2015-11-14ARC: remove extraneous header includeVineet Gupta1-1/+0
2015-11-03ARCv2: lib: memcpy: use local symbolsVineet Gupta1-26/+26
2015-10-29ARC: mm: PAE40 supportVineet Gupta9-14/+110
2015-10-28ARC: mm: PAE40: tlbex.S: Explicitify the size of pte_tVineet Gupta1-9/+12
2015-10-28ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta3-22/+22
2015-10-28ARC: mm: HIGHMEM: populate high memory from DTVineet Gupta2-8/+74
2015-10-28ARC: mm: HIGHMEM: kmap API implementationVineet Gupta6-1/+233
2015-10-28ARC: mm: preps ahead of HIGHMEM support #2Vineet Gupta1-26/+14
2015-10-28ARC: mm: preps ahead of HIGHMEM supportVineet Gupta3-16/+22
2015-10-28ARC: mm: use generic macros _BITUL()/_AC()Alexey Brodkin2-14/+8
2015-10-28ARC: mm: Improve Duplicate PD Fault handlerVineet Gupta1-24/+24
2015-10-28MAINTAINERS: Add public mailing list for ARCVineet Gupta1-0/+1
2015-10-28ARC: Ensure DT mem base is same as what kernel is built withVineet Gupta7-6/+8
2015-10-28ARC: boot: Non Master cpus only need to call EARLY_CPU_SETUP onceVineet Gupta1-2/+0
2015-10-28ARCv2: smp: [plat-*]: No need to explicitly call mcip_init_smp()Vineet Gupta4-16/+2
2015-10-28ARC: smp: Introduce smp hook @init_irq_cpu called for all coresVineet Gupta3-1/+12
2015-10-28ARC: smp: Rename platform hook @init_smp -> @init_cpu_smpVineet Gupta3-6/+6
2015-10-28ARCv2: smp: [plat-*]: No need to explicitly call mcip_init_early_smp()Vineet Gupta4-14/+8
2015-10-28ARC: smp: Introduce smp hook @init_early_smp for Master coreVineet Gupta3-3/+16
2015-10-28ARC: remove @init_time, @init_irq platform callbacksVineet Gupta3-14/+5
2015-10-28ARC: smp: irqchip: handle IPI as percpu irq like timerVineet Gupta2-9/+9
2015-10-28ARC: boot: Support Halt-on-reset and Run-on-reset SMP booting modesVineet Gupta5-29/+42
2015-10-17ARC: smp: Move default boot kick/wait code out of MCIP into common codeVineet Gupta2-43/+21
2015-10-17ARC: boot log: decode more mmu config itemsVineet Gupta2-7/+9
2015-10-17ARC: boot log: move helper macros to header for reuseVineet Gupta5-10/+11
2015-10-17ARC: mm: compute TLB size as needed from ways * setsVineet Gupta2-7/+6
2015-10-17ARC: mm: MMU v1..v3 only selectable for ARCompact ISA based coresVineet Gupta1-0/+4
2015-10-17ARC: make write_aux_reg safer against macro substitutionVineet Gupta1-1/+1
2015-10-17ARC: [arcompact] entry.S: Elide extra check/branch in exception ret pathVineet Gupta1-12/+6
2015-10-17ARC: [arcompact] entry.S: Document preemption games for L2 intrVineet Gupta1-1/+14
2015-10-17ARC: [arcompact] entry.S: Improve early return from exceptionVineet Gupta2-7/+8
2015-10-17ARC: [arcompact] don't check for hard isr calling local_irq_enable()Vineet Gupta2-69/+18
2015-10-17ARCv2: mm: THP: flush_pmd_tlb_range make SMP safeVineet Gupta2-2/+30
2015-10-17ARCv2: mm: THP: Implement flush_pmd_tlb_range() optimizationVineet Gupta2-0/+24
2015-10-17mm,thp: introduce flush_pmd_tlb_rangeVineet Gupta2-7/+21
2015-10-17mm,thp: reduce ifdef'ery for THP in generic codeVineet Gupta2-28/+33
2015-10-17mm: group pte related helpers togetherVineet Gupta1-25/+25
2015-10-17Documentation/features/vm: THP now supported by ARCVineet Gupta1-1/+1
2015-10-17ARCv2: mm: THP: boot validation/reportingVineet Gupta1-1/+7
2015-10-17ARCv2: mm: THP supportVineet Gupta6-6/+192
2015-10-09Documentation/features/vm: pte_special now supported by ARCVineet Gupta1-1/+1
2015-10-09ARC: mm: Introduce PTE_SPECIALVineet Gupta1-2/+5
2015-10-09ARC: mm: pte flags comsetic cleanups, commentsVineet Gupta2-22/+17
2015-10-09ARC: mm: switch pgtable_to to pte_t *Vineet Gupta2-5/+5
2015-10-04Linux 4.3-rc4v4.3-rc4Linus Torvalds1-1/+1
2015-10-04MIPS: scall: Always run the seccomp syscall filtersMarkos Chandras4-73/+42
2015-10-02clocksource: Fix abs() usage w/ 64bit valuesJohn Stultz1-1/+1
2015-10-02irqchip/gic-v3-its: Count additional LPIs for the aliased devicesMarc Zyngier1-1/+1