summaryrefslogtreecommitdiffstats
path: root/arch/arm/mm/cache-v7.S (follow)
Commit message (Expand)AuthorAgeFilesLines
* ARM: 9393/1: mm: Use conditionals for CFI branchesLinus Walleij2024-05-071-0/+2
* ARM: 9387/2: mm: Rewrite cacheflush vtables in CFI safe CLinus Walleij2024-04-291-25/+0
* ARM: 9385/2: mm: Type-annotate all cache assembly routinesLinus Walleij2024-04-291-24/+25
* ARM: 9263/1: use .arch directives instead of assembler command line flagsNick Desaulniers2022-11-081-0/+2
* ARM: cacheflush: avoid clobbering the frame pointerArd Biesheuvel2022-02-091-22/+18
* ARM: 9059/1: cache-v7: get rid of mini-stackArd Biesheuvel2021-03-091-5/+5
* ARM: 9058/1: cache-v7: refactor v7_invalidate_l1 to avoid clobbering r5/r6Ard Biesheuvel2021-03-091-26/+25
* ARM: 9057/1: cache-v7: add missing ISB after cache level selectionArd Biesheuvel2021-03-091-3/+4
* sched/rt, ARM: Use CONFIG_PREEMPTIONThomas Gleixner2019-12-081-2/+2
* Merge tag 'for-linus' of git://git.armlinux.org.uk/~rmk/linux-armLinus Torvalds2019-07-091-0/+16
|\
| * ARM: 8862/1: errata: 814220-B-Cache maintenance by set/way operations can exe...Benjamin Gaignard2019-06-211-0/+3
| * ARM: 8864/1: Add workaround for I-Cache line size mismatch between CPU coresMarek Szyprowski2019-06-201-0/+13
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner2019-06-191-4/+1
|/
* ARM: 8814/1: mm: improve/fix ARM v7_dma_inv_range() unaligned address handlingChris Cole2018-12-041-3/+5
* ARM: 8729/1: Hook B15 readahead cache functions based on processorFlorian Fainelli2017-12-171-0/+21
* scripts/spelling.txt: add "swith" pattern and fix typo instancesMasahiro Yamada2017-02-281-1/+1
* ARM: cache-v7: optimise test for Cortex A9 r0pX devicesRussell King2015-04-141-4/+3
* ARM: cache-v7: optimise branches in v7_flush_cache_louisRussell King2015-04-141-9/+10
* ARM: cache-v7: consolidate initialisation of cache level indexRussell King2015-04-141-2/+2
* ARM: cache-v7: shift CLIDR to extract appropriate field before maskingRussell King2015-04-141-7/+6
* ARM: cache-v7: use movw/movt instructionsRussell King2015-04-141-5/+6
* ARM: convert all "mov.* pc, reg" to "bx reg" for ARMv6+Russell King2014-07-181-15/+15
* ARM: 8055/1: cacheflush: use -st dsb option for ensuring completionWill Deacon2014-05-261-6/+6
* ARM: 7919/1: mm: refactor v7 cache cleaning ops to use way/index sequenceLorenzo Pieralisi2013-12-291-7/+7
* ARM: mm: use inner-shareable barriers for TLB and user cache operationsWill Deacon2013-08-121-2/+2
* ARM: 7752/1: errata: LoUIS bit field in CLIDR register is incorrectJon Medhurst2013-06-171-0/+8
* arm: Add v7_invalidate_l1 to cache-v7.SDinh Nguyen2013-02-121-0/+46
* ARM: 7606/1: cache: flush to LoUU instead of LoUIS on uniprocessor CPUsWill Deacon2012-12-201-2/+4
* Merge branch 'fixes' into for-linusRussell King2012-10-111-0/+3
|\
| * ARM: 7541/1: Add ARM ERRATA 775420 workaroundSimon Horman2012-09-281-0/+3
* | ARM: mm: rename jump labels in v7_flush_dcache_all functionLorenzo Pieralisi2012-09-251-7/+7
* | ARM: mm: implement LoUIS API for cache maintenance opsLorenzo Pieralisi2012-09-251-0/+36
|/
* ARM: 7408/1: cacheflush: return error to userspace when flushing syscall failsWill Deacon2012-05-021-6/+4
* ARM: 7325/1: fix v7 boot with lockdep enabledRabin Vincent2012-02-151-1/+1
* ARM: 7321/1: cache-v7: Disable preemption when reading CCSIDRStephen Boyd2012-02-091-0/+6
* ARM: 7091/1: errata: D-cache line maintenance operation by MVA may not succeedWill Deacon2011-09-171-0/+20
* ARM: mm: cache-v7: Use the new processor struct macrosDave Martin2011-07-071-13/+2
* ARM: 6941/1: cache: ensure MVA is cacheline aligned in flush_kern_dcache_areaWill Deacon2011-05-261-0/+2
* Fix common misspellingsLucas De Marchi2011-03-311-1/+1
* ARM: 6528/1: Use CTR for the I-cache line size on ARMv7Catalin Marinas2010-12-131-10/+17
* ARM: 6405/1: Handle __flush_icache_all for CONFIG_SMP_ON_UPTony Lindgren2010-10-041-0/+16
* ARM: Allow SMP kernels to boot on UP systemsRussell King2010-10-041-10/+4
* ARM: 6139/1: ARMv7: Use the Inner Shareable I-cache on MPSantosh Shilimkar2010-05-211-0/+4
* ARM: 6112/1: Use the Inner Shareable I-cache and BTB ops on ARMv7 SMPCatalin Marinas2010-05-081-0/+4
* ARM: dma-mapping: fix for speculative prefetchingRussell King2010-02-151-4/+6
* ARM: dma-mapping: remove dmac_clean_range and dmac_inv_rangeRussell King2010-02-151-4/+2
* ARM: dma-mapping: provide per-cpu type map/unmap functionsRussell King2010-02-151-0/+26
* ARM: add size argument to __cpuc_flush_dcache_pageRussell King2009-12-141-6/+7
* ARM: 5746/1: Handle possible translation errors in ARMv6/v7 coherent_user_rangeCatalin Marinas2009-10-071-2/+17
* Thumb-2: Implement the unified arch/arm/mm supportCatalin Marinas2009-07-241-5/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 23:56:23 +0100