summaryrefslogtreecommitdiffstats
path: root/arch/arm64/kernel/cpufeature.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* arm64: enable the Permission Overlay Extension for EL0Joey Gouly2024-09-041-0/+14
* arm64: cpufeature: add Permission Overlay Extension cpucapJoey Gouly2024-09-041-0/+9
* arm64/cpufeature: Replace custom macros with fields from ID_AA64PFR0_EL1Anshuman Khandual2024-07-041-2/+2
* arm64/cpufeatures/kvm: Add ARMv8.9 FEAT_ECBHB bits in ID_AA64MMFR1 registerNianyao Tang2024-06-121-0/+1
* arm64: errata: Add workaround for Arm errata 3194386 and 3312417Mark Rutland2024-05-101-0/+8
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2024-03-151-10/+95
|\
| * arm64: cpufeatures: Fix FEAT_NV check when checking for FEAT_NV1Marc Zyngier2024-02-151-1/+1
| * arm64: cpufeatures: Only check for NV1 if NV is presentMarc Zyngier2024-02-121-2/+3
| * arm64: cpufeatures: Add missing ID_AA64MMFR4_EL1 to __read_sysreg_by_encoding()Marc Zyngier2024-02-121-0/+1
| * KVM: arm64: Handle Apple M2 as not having HCR_EL2.NV1 implementedMarc Zyngier2024-02-081-1/+17
| * arm64: cpufeature: Detect HCR_EL2.NV1 being RES0Marc Zyngier2024-02-081-0/+12
| * arm64: cpufeature: Add ID_AA64MMFR4_EL1 handlingMarc Zyngier2024-02-081-0/+7
| * arm64: cpufeature: Correctly display signed override valuesMarc Zyngier2024-02-081-1/+2
| * arm64: cpufeatures: Correctly handle signed valuesMarc Zyngier2024-02-081-9/+56
* | Merge branch 'for-next/stage1-lpa2' into for-next/coreCatalin Marinas2024-03-071-61/+41
|\ \
| * | arm64: Use Signed/Unsigned enums for TGRAN{4,16,64} and VARangeMarc Zyngier2024-02-191-12/+3
| * | arm64: Enable 52-bit virtual addressing for 4k and 16k granule configsArd Biesheuvel2024-02-161-4/+18
| * | arm64: mm: Add support for folding PUDs at runtimeArd Biesheuvel2024-02-161-0/+2
| * | arm64: mm: add LPA2 and 5 level paging support to G-to-nG conversionArd Biesheuvel2024-02-161-3/+6
| * | arm64: mm: Add feature override support for LVAArd Biesheuvel2024-02-161-2/+6
| * | arm64: mm: Handle LVA support as a CPU featureArd Biesheuvel2024-02-161-0/+13
| * | arm64: mm: Make kaslr_requires_kpti() a static inlineArd Biesheuvel2024-02-161-41/+1
| * | arm64: cpufeature: Add helper to test for CPU feature overridesArd Biesheuvel2024-02-161-8/+1
| * | arm64: Move feature overrides into the BSS sectionArd Biesheuvel2024-02-161-7/+7
| |/
| |
| \
*-. \ Merge branches 'for-next/reorg-va-space', 'for-next/rust-for-arm64', 'for-nex...Catalin Marinas2024-03-071-6/+74
|\ \ \ | |_|/ |/| |
| | * arm64/hwcap: Define hwcaps for 2023 DPISA featuresMark Brown2024-03-071-0/+35
| | * arm64/fpsimd: Support FEAT_FPMRMark Brown2024-03-071-0/+9
| | * arm64/cpufeature: Hook new identification registers up to cpufeatureMark Brown2024-03-071-0/+28
| |/ |/|
| * arm64: cpufeatures: Clean up temporary variable to simplify codeLiao Chang2024-03-011-6/+2
|/
* Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2024-01-171-1/+1
|\
| * Merge tag 'kvmarm-6.8' of git://git.kernel.org/pub/scm/linux/kernel/git/kvmar...Paolo Bonzini2024-01-081-1/+40
| |\
| | * Merge branch kvm-arm64/nv-6.8-prefix into kvmarm-master/nextMarc Zyngier2023-12-191-1/+1
| | |\
| | | * arm64: cpufeatures: Restrict NV support to FEAT_NV2Marc Zyngier2023-12-191-1/+1
* | | | Merge branch 'for-next/fixes' into for-next/coreWill Deacon2024-01-041-0/+4
|\| | |
| * | | arm64: Avoid enabling KPTI unnecessarilyArd Biesheuvel2023-11-301-0/+4
| | |/ | |/|
* | | Merge branch 'for-next/lpa2-prep' into for-next/coreWill Deacon2024-01-041-0/+39
|\ \ \ | | |/ | |/|
| * | arm64: Add ARM64_HAS_LPA2 CPU capabilityRyan Roberts2023-11-271-0/+39
| |/
* | arm64: Align boot cpucap handling with system cpucap handlingMark Rutland2023-12-131-27/+30
* | arm64: Cleanup system cpucap handlingMark Rutland2023-12-131-19/+27
* | arm64: Get rid of ARM64_HAS_NO_HW_PREFETCHMarc Zyngier2023-12-051-16/+0
|/
* arm64: Move MediaTek GIC quirk handling from irqchip to coreDouglas Anderson2023-11-081-8/+38
* Merge branch 'for-next/cpus_have_const_cap' into for-next/coreCatalin Marinas2023-10-261-69/+103
|\
| * arm64: Remove cpus_have_const_cap()Mark Rutland2023-10-161-1/+0
| * arm64: Avoid cpus_have_const_cap() for ARM64_WORKAROUND_NVIDIA_CARMEL_CNPMark Rutland2023-10-161-1/+1
| * arm64: Avoid cpus_have_const_cap() for ARM64_WORKAROUND_1742098Mark Rutland2023-10-161-3/+3
| * arm64: Avoid cpus_have_const_cap() for ARM64_HAS_PANMark Rutland2023-10-161-1/+2
| * arm64: Avoid cpus_have_const_cap() for ARM64_HAS_CNPMark Rutland2023-10-161-1/+1
| * arm64: Use a positive cpucap for FP/SIMDMark Rutland2023-10-161-13/+5
| * arm64: Rename SVE/SME cpu_enable functionsMark Rutland2023-10-161-4/+4
| * arm64: Explicitly save/restore CPACR when probing SVE and SMEMark Rutland2023-10-161-2/+22