summaryrefslogtreecommitdiffstats
path: root/arch/loongarch/kernel/traps.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* LoongArch: Enable IRQ if do_ale() triggered in irq-enabled contextHuacai Chen2024-10-211-0/+5
* LoongArch: Add ORC stack unwinder supportTiezhu Yang2024-03-111-13/+29
* LoongArch: Fix some build warnings with W=1Bibo Mao2023-09-201-20/+5
* LoongArch: Add basic KGDB & KDB supportQing Zhang2023-09-061-0/+9
* LoongArch: Add Loongson Binary Translation (LBT) extension supportQi Hu2023-09-061-3/+38
* LoongArch: Return earlier in die() if notify_die() returns NOTIFY_STOPTiezhu Yang2023-08-251-2/+4
* LoongArch: Do not kill the task in die() if notify_die() returns NOTIFY_STOPTiezhu Yang2023-08-251-6/+6
* LoongArch: Add uprobes supportTiezhu Yang2023-06-291-5/+4
* LoongArch: Add vector extensions supportHuacai Chen2023-06-291-4/+80
* LoongArch: Make the CPUCFG&CSR ops simple aliases of compiler built-insWANG Xuerui2023-06-291-1/+1
* LoongArch: Relay BCE exceptions to userland as SIGSEGV with si_code=SEGV_BNDERRWANG Xuerui2023-05-011-0/+92
* LoongArch: Tweak the BADV and CPUCFG.PRID lines in show_regs()WANG Xuerui2023-05-011-3/+3
* LoongArch: Humanize the ESTAT line when showing registersWANG Xuerui2023-05-011-7/+75
* LoongArch: Humanize the ECFG line when showing registersWANG Xuerui2023-05-011-1/+14
* LoongArch: Humanize the EUEN line when showing registersWANG Xuerui2023-05-011-1/+11
* LoongArch: Humanize the PRMD line when showing registersWANG Xuerui2023-05-011-1/+10
* LoongArch: Humanize the CRMD line when showing registersWANG Xuerui2023-05-011-1/+50
* LoongArch: Fix format of CSR lines during show_regs()WANG Xuerui2023-05-011-10/+6
* LoongArch: Print symbol info for $ra and CSR.ERA only for kernel-mode contextsWANG Xuerui2023-05-011-5/+8
* LoongArch: Print GPRs with ABI names when showing registersWANG Xuerui2023-05-011-13/+23
* LoongArch: Clean up the architectural interrupt definitionsWANG Xuerui2023-05-011-1/+1
* LoongArch: Add kprobes supportTiezhu Yang2023-02-251-6/+8
* LoongArch: ptrace: Add hardware single step supportQing Zhang2023-02-251-6/+41
* LoongArch: Add hardware breakpoints/watchpoints supportQing Zhang2023-02-251-0/+10
* LoongArch: Make -mstrict-align configurableHuacai Chen2023-02-251-2/+7
* LoongArch: Strip guess unwinder out from prologue unwinderJinyang He2023-01-171-3/+0
* LoongArch: Add unaligned access supportHuacai Chen2022-12-141-0/+27
* LoongArch: Add kdump supportYouling Tang2022-10-121-0/+4
* LoongArch: Use generic BUG() handlerYouling Tang2022-10-121-2/+24
* LoongArch: Refactor cache probe and flush methodsHuacai Chen2022-10-121-3/+0
* LoongArch: Fix and cleanup csr_era handling in do_ri()Huacai Chen2022-09-291-13/+2
* LoongArch: Add prologue unwinder supportQing Zhang2022-08-121-0/+3
* LoongArch: Add guess unwinder supportQing Zhang2022-08-121-11/+10
* LoongArch: Make compute_return_era() return voidTiezhu Yang2022-06-251-2/+1
* LoongArch: Add Non-Uniform Memory Access (NUMA) supportHuacai Chen2022-06-031-2/+2
* LoongArch: Add exception/interrupt handlingHuacai Chen2022-06-031-0/+725
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 23:51:33 +0100