Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | mips: ingenic: Enable EXT/2 divider on JZ4750/55/60 if EXT is 24 MHz | Paul Cercueil | 2023-06-09 | 1 | -0/+57 |
* | mips: ingenic: Remove useless __maybe_unused | Paul Cercueil | 2023-06-09 | 1 | -2/+2 |
* | mips: ingenic: Do not manually reference the CPU clock | Aidan MacDonald | 2022-05-18 | 1 | -26/+0 |
* | MIPS: ingenic: Unconditionally enable clock of CPU #0 | Paul Cercueil | 2021-08-29 | 1 | -0/+28 |
* | MIPS: Ingenic: Add system type for new Ingenic SoCs. | 周琰杰 (Zhou Yanjie) | 2021-07-19 | 1 | -0/+21 |
* | MIPS: Ingenic: Add system type for new Ingenic SoCs. | 周琰杰 (Zhou Yanjie) | 2020-09-27 | 1 | -0/+12 |
* | MIPS: generic: Add support for Ingenic SoCs | Paul Cercueil | 2020-09-18 | 1 | -0/+108 |