summaryrefslogtreecommitdiffstats
path: root/arch/mips/include/asm/mach-cavium-octeon (follow)
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Octeon: Fix broken interrupt controller code.David Daney2012-08-171-9/+1
* MIPS: OCTEON: Remove unneeded OCTEON_IRQ_* defines.David Daney2012-07-231-38/+2
* MIPS: Octeon: Remove use of OCTEON_IRQ_RST.David Daney2012-07-231-2/+3
* MIPS: Octeon: Enable C0_UserLocal probing.David Daney2011-09-241-1/+0
* Octeon: Fix interrupt irq settings for performance counters.Chandrakala Chavva2011-05-191-0/+5
* MIPS: Octeon: Rewrite interrupt handling code.David Daney2011-03-291-162/+81
* MIPS: Octeon: Enable Read Inhibit / eXecute Inhibit on Octeon II.David Daney2010-10-291-1/+1
* MIPS: Octeon: Rewrite DMA mapping functions.David Daney2010-10-291-8/+14
* MIPS: Convert DMA to use dma-mapping-common.hDavid Daney2010-10-291-1/+1
* MIPS: Octeon: Adjust top of DMA32 zone.David Daney2010-10-291-0/+6
* MIPS: Octeon: Support 256 MSI on PCIeDavid Daney2010-08-051-1/+1
* MIPS: Octeon: Implement delays with cycle counter.David Daney2010-08-051-11/+0
* MIPS: Octeon: Get rid of a bunch of MSI IRQ number definitions.David Daney2010-08-051-64/+2
* MIPS: Octeon: Define ARCH_HAS_USABLE_BUILTIN_POPCOUNT for OCTEON.David Daney2010-08-051-0/+8
* MIPS: Enable Read Inhibit/eXecute Inhibit for Octeon+ CPUsDavid Daney2010-02-271-0/+3
* MIPS: Octeon: Set kernel_uses_llsc to false on non-SMP builds.David Daney2009-09-171-4/+8
* MIPS: Move Cavium CP0 hwrena impl bits to cpu-feature-overrides.hDavid Daney2009-06-171-0/+1
* MIPS: Remove execution hazard barriers for Octeon.David Daney2009-06-171-0/+1
* MIPS: Pass struct device to plat_dma_addr_to_phys()Kevin Cernekee2009-06-171-1/+2
* MIPS: Add size and direction arguments to plat_unmap_dma_mem()Kevin Cernekee2009-06-171-1/+2
* MIPS: Add Cavium OCTEON processor support files to arch/mips/cavium-octeon.David Daney2009-01-115-0/+543