summaryrefslogtreecommitdiffstats
path: root/arch/mips/kernel/cpu-probe.c (follow)
Commit message (Expand)AuthorAgeFilesLines
...
* MIPS: Add LLB bit and related feature for the Config 5 CP0 registerMarkos Chandras2015-02-171-0/+2
* MIPS: kernel: cpu-probe.c: Add support for MIPS R6Leonid Yegoshin2015-02-171-4/+16
* MIPS: Add MIPS generic QEMU probe supportLeonid Yegoshin2015-02-161-0/+5
* MIPS: HTW: Prevent accidental HTW start due to nested htw_{start, stop}Markos Chandras2015-02-161-1/+3
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-12-121-4/+67
|\
| * MIPS: BMIPS: Add PRId for BMIPS5200 (Whirlwind)Kevin Cernekee2014-11-241-0/+1
| * MIPS: Ensure Config5.UFE is clear on bootPaul Burton2014-11-241-1/+1
| * MIPS: detect presence of the FRE & UFR bitsPaul Burton2014-11-241-0/+2
| * MIPS: cpu: Add 'noftlb' kernel command line option to disable the FTLBMarkos Chandras2014-11-241-2/+62
| * MIPS: Remove useless parenthesesRalf Baechle2014-11-241-1/+1
* | MIPS: cpu-probe: Set the FTLB probability bit on supported coresMarkos Chandras2014-11-241-1/+32
|/
* MIPS: Loongson: Set Loongson-3's ISA level to MIPS64R1Huacai Chen2014-11-191-1/+4
* MIPS: Loongson: Fix the write-combine CCA value settingHuacai Chen2014-11-191-1/+1
* MIPS: cpu-probe: Set the write-combine CCA value on per core basisMarkos Chandras2014-09-221-0/+21
* MIPS: detect presence of MAARsPaul Burton2014-08-021-0/+2
* MIPS: ensure MSA gets disabled during bootPaul Burton2014-08-021-3/+2
* MIPS: kernel: cpu-probe: Detect unique RI/XI exceptionsLeonid Yegoshin2014-08-021-0/+9
* MIPS: kernel: cpu-probe: Add support for the HardWare Table WalkerMarkos Chandras2014-08-021-0/+23
* MIPS: Add Loongson-3B supportHuacai Chen2014-07-301-0/+6
* MIPS: Add function get_ebase_cpunumDavid Daney2014-05-301-1/+1
* MIPS: Implement random_get_entropy with CP0 RandomMaciej W. Rozycki2014-05-301-0/+1
* MIPS: Netlogic: Add support for XLP5XXYonghong Song2014-05-301-0/+1
* MIPS: MT: Remove SMTC supportRalf Baechle2014-05-241-1/+1
* MIPS: RM9000: Remove support for probing the CPU core.Ralf Baechle2014-05-231-15/+0
* MIPS: Fix core number detection for MT coresPaul Burton2014-03-311-1/+5
* MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen2014-03-311-3/+9
* MIPS: Loongson: Rename PRID_IMP_LOONGSON1 and PRID_IMP_LOONGSON2Huacai Chen2014-03-311-2/+2
* MIPS: cpu-probe: Add support for probing M5150 coresLeonid Yegoshin2014-03-261-0/+4
* MIPS: kernel: cpu-probe: Enable EVA option on supported coresMarkos Chandras2014-03-261-0/+3
* MIPS: Allow FTLB to be turned on for CPU_P5600James Hogan2014-03-261-5/+7
* MIPS: Add MIPS P5600 probe supportJames Hogan2014-03-261-0/+4
* MIPS: Warn if vector register partitioning is implementedPaul Burton2014-03-261-1/+4
* MIPS: Detect the MSA ASEPaul Burton2014-03-261-0/+22
* MIPS: Coherent Processing System SMP implementationPaul Burton2014-03-261-0/+2
* MIPS: Add 1074K CPU support explicitly.Steven J. Hill2014-03-061-1/+1
* MIPS: Netlogic: Identify XLP 9XX chipJayachandran C2014-01-241-0/+1
* MIPS: kernel: cpu-probe: Add support for probing interAptiv coresLeonid Yegoshin2014-01-221-0/+8
* MIPS: Add support for FTLBsLeonid Yegoshin2014-01-221-7/+72
* MIPS: kernel: cpu-probe: Add support for probing proAptiv coresLeonid Yegoshin2014-01-221-0/+8
* MIPS: features: Add initial support for Segmentation Control registersSteven J. Hill2014-01-221-0/+2
* MIPS: features: Add initial support for TLBINVF capable coresLeonid Yegoshin2014-01-221-0/+5
* MIPS: Support for 64-bit FP with O32 binariesPaul Burton2014-01-131-1/+1
* MIPS: kernel: cpu-probe: Report CPU id during probeLeonid Yegoshin2013-10-291-2/+2
* MIPS: Tell R4k SC and MC variations apartMaciej W. Rozycki2013-10-291-4/+24
* MIPS: Disable usermode switching of the FR bit for MIPS R5 CPUs.Ralf Baechle2013-09-191-0/+13
* MIPS: Cleanup CP0 PRId and CP1 FPIR register access masksMaciej W. Rozycki2013-09-181-20/+22
* MIPS: Optimize current_cpu_type() for better code.Ralf Baechle2013-09-171-1/+2
* MIPS: Netlogic: Add support for XLP2XXJayachandran C2013-09-031-0/+5
* MIPS: Probe for new OCTEON CPU/SoC types.David Daney2013-08-261-0/+7
* MIPS: Delete __cpuinit/__CPUINIT usage from MIPS codePaul Gortmaker2013-07-151-7/+7
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 18:22:57 +0100