summaryrefslogtreecommitdiffstats
path: root/arch/mips/mm (follow)
Commit message (Expand)AuthorAgeFilesLines
* MIPS: Add code for new system 'paravirt'David Daney2014-06-021-6/+2
* MIPS: Add minimal support for OCTEON3 to c-r4k.cDavid Daney2014-05-301-4/+44
* MIPS: Don't build fast TLB refill handler with 32-bit kernelsDavid Daney2014-05-301-2/+6
* MIPS: uasm: Add lb uasm instructionMarkos Chandras2014-05-303-8/+11
* MIPS: uasm: Add mflo uasm instructionMarkos Chandras2014-05-303-5/+9
* MIPS: uasm: Add mul uasm instructionMarkos Chandras2014-05-303-1/+4
* MIPS: uasm: Add lh uam instructionMarkos Chandras2014-05-303-6/+9
* MIPS: uasm: Add wsbh uasm instructionMarkos Chandras2014-05-303-1/+4
* MIPS: uasm: Add sltu uasm instructionMarkos Chandras2014-05-303-1/+4
* MIPS: uasm: Add sltiu uasm instructionMarkos Chandras2014-05-303-4/+7
* MIPS: uasm: Add jalr uasm instructionMarkos Chandras2014-05-301-0/+1
* MIPS: uasm: Add mfhi uasm instructionMarkos Chandras2014-05-303-4/+8
* MIPS: uasm: Add divu uasm instructionMarkos Chandras2014-05-303-1/+4
* MIPS: uasm: Add srlv uasm instructionMarkos Chandras2014-05-303-3/+6
* MIPS: uasm: Add sllv uasm instructionMarkos Chandras2014-05-303-3/+6
* MIPS: uasm: Add u3u2u1 instruction buildersMarkos Chandras2014-05-301-0/+7
* Merge branch 'wip-mips-pm' of https://github.com/paulburton/linux into mips-f...Ralf Baechle2014-05-296-9/+100
|\
| * MIPS: uasm: add MT ASE yield instructionPaul Burton2014-05-282-1/+10
| * MIPS: uasm: add wait instructionPaul Burton2014-05-283-1/+4
| * MIPS: uasm: add sync instructionPaul Burton2014-05-283-2/+5
| * MIPS: uasm: add jalr instructionPaul Burton2014-05-282-4/+6
| * MIPS: uasm: add a label variant of beqPaul Burton2014-05-281-0/+8
| * MIPS: add kmap_noncoherent to wire a cached non-coherent TLB entryPaul Burton2014-05-281-2/+12
| * MIPS: tlb-r4k: Add CPU PM callback to reconfigure TLBJames Hogan2014-05-021-1/+33
| * MIPS: c-r4k: Add CPU PM callback for coherencyJames Hogan2014-05-021-0/+24
* | MIPS: MT: Remove SMTC supportRalf Baechle2014-05-243-103/+23
* | MIPS: c-r4k: Call R4600_HIT_CACHEOP_WAR_IMPL only for 32 byte cache lines.Ralf Baechle2014-05-231-1/+0
* | MIPS: mm: Fix broken microMIPS kernel regression.Steven J. Hill2014-05-142-4/+7
|/
* mips: export flush_icache_rangeKees Cook2014-04-191-2/+2
* MIPS: Loongson: Add basic Loongson-3 CPU supportHuacai Chen2014-03-313-2/+63
* MIPS: Use current_cpu_type() instead of c->cputypeWu Zhangjin2014-03-311-1/+1
* MIPS: Add support for the M5150 processorLeonid Yegoshin2014-03-262-0/+2
* MIPS: Extend DMA_MAYBE_COHERENT logic to DMA_NONCOHERENT useManuel Lauss2014-03-262-5/+5
* MIPS: mm: c-r4k: Flush scache to avoid cache aliasesLeonid Yegoshin2014-03-261-0/+11
* MIPS: mm: c-r4k: Add support for flushing user pages from cacheMarkos Chandras2014-03-261-2/+4
* MIPS: mm: c-r4k: Build EVA {d,i}cache flushing functionsLeonid Yegoshin2014-03-261-0/+47
* MIPS: mm: init: Add free_init_pages() callback for EVAMarkos Chandras2014-03-261-1/+11
* MIPS: Add cases for CPU_P5600James Hogan2014-03-263-0/+3
* MIPS: Coherent Processing System SMP implementationPaul Burton2014-03-261-1/+1
* MIPS: Add 1074K CPU support explicitly.Steven J. Hill2014-03-063-1/+4
* MIPS: mm: c-r4k: Detect instruction cache aliasesMarkos Chandras2014-03-061-3/+8
* Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds2014-01-3117-38/+55
|\
| * mips: delete non-required instances of include <linux/init.h>Paul Gortmaker2014-01-2412-12/+0
| * MIPS: improve checks for noncoherent DMAFelix Fietkau2014-01-221-0/+2
| * MIPS: Add support for interAptiv coresLeonid Yegoshin2014-01-222-0/+2
| * MIPS: Add support for FTLBsLeonid Yegoshin2014-01-221-7/+22
| * MIPS: mm: Use the TLBINVF instruction to flush the VTLBLeonid Yegoshin2014-01-221-6/+12
| * MIPS: Add support for the proAptiv coresLeonid Yegoshin2014-01-223-0/+3
| * MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras2014-01-222-8/+1
| * MIPS: mm: c-r4k: Panic if IL or DL fields have a reserved valueMarkos Chandras2014-01-221-8/+16