summaryrefslogtreecommitdiffstats
path: root/arch/mips (follow)
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | MIPS: Fix double inclusion of headers in misalignment emulator.Ralf Baechle2015-04-081-2/+0
| * | | | MIPS: DEC: Do not set up the FPU interrupt if no FPUMaciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: DEC: Implement FPU interrupt counterMaciej W. Rozycki2015-04-082-4/+19
| * | | | MIPS: Factor out FPU feature probingMaciej W. Rozycki2015-04-081-54/+71
| * | | | MIPS: Respect the ISA level in FCSR handlingMaciej W. Rozycki2015-04-0810-21/+83
| * | | | MIPS: math-emu: Make ABS.fmt and NEG.fmt arithmetic againMaciej W. Rozycki2015-04-082-72/+38
| * | | | MIPS: math-emu: Define IEEE 754-2008 feature control bitsMaciej W. Rozycki2015-04-083-9/+17
| * | | | MIPS: math-emu: Implement the FCCR, FEXR and FENR registersMaciej W. Rozycki2015-04-082-27/+148
| * | | | MIPS: math-emu: Set FIR feature flags for full emulationMaciej W. Rozycki2015-04-082-3/+25
| * | | | MIPS: Correct ISA masking in FPU feature determinationMaciej W. Rozycki2015-04-081-1/+3
| * | | | MIPS: Set `si_code' for SIGFPE signals sent from emulation tooMaciej W. Rozycki2015-04-085-73/+97
| * | | | MIPS: Always clear FCSR cause bits after emulationMaciej W. Rozycki2015-04-082-1/+20
| * | | | MIPS: Respect the FCSR exception mask for `si_code'Maciej W. Rozycki2015-04-081-1/+10
| * | | | MIPS: math-emu: Move long fixed-point support into an `ar' libraryMaciej W. Rozycki2015-04-081-6/+9
| * | | | MIPS: math-emu: Correct delay-slot exception propagationMaciej W. Rozycki2015-04-082-6/+30
| * | | | MIPS: Correct FP ISA requirementsMaciej W. Rozycki2015-04-083-42/+43
| * | | | MIPS: Correct MIPS I FP context layoutMaciej W. Rozycki2015-04-081-64/+32
| * | | | MIPS: math-emu: Fix delay-slot emulation cache incoherencyMaciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: Fix BREAK code interpretation heuristicsMaciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: BREAK instruction interpretation correctionsMaciej W. Rozycki2015-04-081-18/+18
| * | | | MIPS: Correct MIPS16 BREAK code interpretationMaciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: Correct `nofpu' non-functionalityMaciej W. Rozycki2015-04-087-6/+1
| * | | | MIPS: math-emu: Make NaN classifiers staticMaciej W. Rozycki2015-04-084-4/+2
| * | | | MIPS: math-emu: Optimise qNaN handling in `ieee754sp_fdp'Maciej W. Rozycki2015-04-081-5/+7
| * | | | MIPS: math-emu: Remove dead comparison helpersMaciej W. Rozycki2015-04-081-65/+0
| * | | | MIPS: math-emu: Remove redundant code from NaN comparisonMaciej W. Rozycki2015-04-082-14/+2
| * | | | MIPS: math-emu: Optimise NaN handling in comparisonsMaciej W. Rozycki2015-04-085-4/+9
| * | | | MIPS: math-emu: Reinstate sNaN quieting handlersMaciej W. Rozycki2015-04-0814-62/+62
| * | | | MIPS: math-emu: Don't pass qNaNs through quieting handlersMaciej W. Rozycki2015-04-084-8/+8
| * | | | MIPS: math-emu: Factor out NaN FP format conversionsMaciej W. Rozycki2015-04-082-7/+15
| * | | | MIPS: math-emu: Update sNaN quieting handlersMaciej W. Rozycki2015-04-082-16/+6
| * | | | MIPS: Use `FPU_CSR_ALL_X' in `__build_clear_fpe'Maciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: Normalise code flow in the CpU exception handlerMaciej W. Rozycki2015-04-081-8/+7
| * | | | MIPS: math-emu: Factor out CFC1/CTC1 emulationMaciej W. Rozycki2015-04-081-28/+48
| * | | | MIPS: bitops.h: Avoid inline asm for constant FLSMaciej W. Rozycki2015-04-081-3/+4
| * | | | MIPS: math-emu: Remove `modeindex' macroMaciej W. Rozycki2015-04-081-18/+8
| * | | | MIPS: Reindent R6 RI exception emulationMaciej W. Rozycki2015-04-081-16/+15
| * | | | MIPS: mips-r2-to-r6-emul.h: Inline empty `mipsr2_decoder'Maciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: ELF: Drop `get_fp_abi'Maciej W. Rozycki2015-04-081-12/+2
| * | | | MIPS: math-emu: Fix oversize lines in comparisonsMaciej W. Rozycki2015-04-082-2/+4
| * | | | MIPS: Correct the comment for and reformat `movf_func'Maciej W. Rozycki2015-04-081-1/+4
| * | | | MIPS: math-emu: Reindent `bc_op' emulationMaciej W. Rozycki2015-04-081-11/+11
| * | | | MIPS: Clarify the comment for `__cpu_has_fpu'Maciej W. Rozycki2015-04-081-1/+1
| * | | | MIPS: Correct the comment for FPU emulator trapsMaciej W. Rozycki2015-04-081-3/+3
| * | | | MIPS: ieee754.h: Supplement comments for special valuesMaciej W. Rozycki2015-04-081-17/+17
| * | | | MIPS: ieee754.h: Correct comments for special valuesMaciej W. Rozycki2015-04-081-2/+2
| * | | | MIPS: mipsregs.h: Reindent CP0 Cause macrosMaciej W. Rozycki2015-04-081-16/+16
| * | | | MIPS: mipsregs.h: Move TX39 macros out of the wayMaciej W. Rozycki2015-04-081-33/+33
| * | | | MIPS: mipsregs.h: Reorder CP1 macro definitionsMaciej W. Rozycki2015-04-081-72/+75
| * | | | MIPS: mipsregs.h: Remove broken commentsMaciej W. Rozycki2015-04-081-6/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 12:30:24 +0100