linux - linux

	Commit message (Expand)	Author	Age	Files	Lines
*	Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...	Linus Torvalds	2021-05-06	1	-0/+8
\|\
\| *	RISC-V: Add Microchip PolarFire SoC kconfig option	Atish Patra	2021-04-26	1	-0/+7
\| *	riscv: sifive: Add SiFive alternative ports	Vincent Chen	2021-04-26	1	-0/+1
* \|	riscv: Fix compilation error with Canaan SoC	Damien Le Moal	2021-03-17	1	-0/+2
\|/
*	riscv: Update Canaan Kendryte K210 device tree	Damien Le Moal	2021-02-23	1	-1/+1
*	pinctrl: Add RISC-V Canaan Kendryte K210 FPIOA driver	Damien Le Moal	2021-02-19	1	-0/+1
*	riscv: Add Canaan Kendryte K210 reset controller	Damien Le Moal	2021-01-15	1	-0/+1
*	riscv: Use vendor name for K210 SoC support	Damien Le Moal	2021-01-15	1	-12/+12
*	riscv: Fix builtin DTB handling	Damien Le Moal	2021-01-08	1	-5/+14
*	clk: sifive: Use common name for prci configuration	Zong Li	2020-12-16	1	-1/+1
*	RISC-V: Remove CLINT related code from timer and arch	Anup Patel	2020-08-20	1	-0/+2
*	riscv: K210: Add a built-in device tree	Palmer Dabbelt	2020-05-18	1	-1/+16
*	riscv: Fix unmet direct dependencies built based on SOC_VIRT	Kefeng Wang	2020-05-13	1	-8/+9
*	Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...	Linus Torvalds	2020-04-09	1	-0/+10
\|\
\| *	riscv: Select required drivers for Kendryte SOC	Damien Le Moal	2020-04-03	1	-0/+4
\| *	riscv: Add Kendryte K210 SoC support	Christoph Hellwig	2020-04-03	1	-0/+30
* \|	RISC-V: Only select essential drivers for SOC_VIRT config	Anup Patel	2020-03-26	1	-14/+0
* \|	RISC-V: Select Goldfish RTC driver for QEMU virt machine	Anup Patel	2020-03-05	1	-0/+2
* \|	RISC-V: Select SYSCON Reboot and Poweroff for QEMU virt machine	Anup Patel	2020-03-05	1	-0/+2
* \|	RISC-V: Add kconfig option for QEMU virt machine	Anup Patel	2020-03-05	1	-0/+20
\|/
*	riscv: only select serial sifive if TTY is enabled	Kefeng Wang	2019-12-09	1	-2/+2
*	riscv: Fix Kconfig indentation	Krzysztof Kozlowski	2019-11-21	1	-8/+8
*	riscv: select SiFive platform drivers with SOC_SIFIVE	Loys Ollivier	2019-07-01	1	-0/+5
*	arch: riscv: add config option for building SiFive's SoC resource	Loys Ollivier	2019-07-01	1	-0/+8