summaryrefslogtreecommitdiffstats
path: root/arch/riscv/Kconfig.socs (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.3-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-02-251-2/+3
|\
| * RISC-V: Kconfig: Remove trailing whitespaceGeert Uytterhoeven2023-01-251-1/+1
| * Merge patch "RISC-V: fix incorrect type of ARCH_CANAAN_K210_DTB_SOURCE"Palmer Dabbelt2023-01-181-1/+2
| |\
| | * RISC-V: fix incorrect type of ARCH_CANAAN_K210_DTB_SOURCEConor Dooley2023-01-181-1/+2
* | | riscv: Add the Allwinner SoC family Kconfig optionSamuel Holland2023-01-271-0/+9
|/ /
* | RISC-V: stop directly selecting drivers for SOC_CANAANConor Dooley2022-12-271-3/+0
* | RISC-V: stop selecting SiFive clock and serial drivers directlyConor Dooley2022-12-271-4/+0
* | RISC-V: stop selecting the PolarFire SoC clock driverConor Dooley2022-12-271-1/+0
|/
* RISC-V: kconfig.socs: convert usage of SOC_CANAAN to ARCH_CANAANConor Dooley2022-12-271-5/+5
* RISC-V: introduce ARCH_FOO kconfig aliases for SOC_FOO symbolsConor Dooley2022-12-271-0/+21
* Merge tag 'riscv-for-linus-6.2-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2022-12-151-5/+0
|\
| * RISC-V: stop selecting SIFIVE_PLIC at the SoC levelConor Dooley2022-12-091-5/+0
* | riscv: Kconfig.socs: Add ARCH_RENESAS kconfig optionLad Prabhakar2022-11-101-0/+5
|/
* riscv: Kconfig: Style cleanupsPalmer Dabbelt2022-07-011-2/+2
|\
| * riscv: Kconfig.socs: Add commentsJuerg Haefliger2022-07-011-2/+2
* | Merge tag 'riscv-for-linus-5.19-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2022-05-311-1/+0
|\ \
| * | riscv: integrate alternatives better into the main architectureHeiko Stuebner2022-05-121-1/+0
| |/
* / RISC-V: cpuidle: fix Kconfig select for RISCV_SBI_CPUIDLERandy Dunlap2022-04-221-1/+1
|/
* RISC-V CPU Idle SupportPalmer Dabbelt2022-03-311-0/+3
|\
| * RISC-V: Enable RISC-V SBI CPU Idle driver for QEMU virt machineAnup Patel2022-03-101-0/+3
* | riscv: alternative only works on !XIP_KERNELJisheng Zhang2022-03-101-2/+2
|/
* RISC-V: Add StarFive SoC Kconfig optionEmil Renner Berthing2021-11-281-0/+8
* riscv: sifive: fix Kconfig errata warningRandy Dunlap2021-06-131-0/+1
* Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-05-061-0/+8
|\
| * RISC-V: Add Microchip PolarFire SoC kconfig optionAtish Patra2021-04-261-0/+7
| * riscv: sifive: Add SiFive alternative portsVincent Chen2021-04-261-0/+1
* | riscv: Fix compilation error with Canaan SoCDamien Le Moal2021-03-171-0/+2
|/
* riscv: Update Canaan Kendryte K210 device treeDamien Le Moal2021-02-231-1/+1
* pinctrl: Add RISC-V Canaan Kendryte K210 FPIOA driverDamien Le Moal2021-02-191-0/+1
* riscv: Add Canaan Kendryte K210 reset controllerDamien Le Moal2021-01-151-0/+1
* riscv: Use vendor name for K210 SoC supportDamien Le Moal2021-01-151-12/+12
* riscv: Fix builtin DTB handlingDamien Le Moal2021-01-081-5/+14
* clk: sifive: Use common name for prci configurationZong Li2020-12-161-1/+1
* RISC-V: Remove CLINT related code from timer and archAnup Patel2020-08-201-0/+2
* riscv: K210: Add a built-in device treePalmer Dabbelt2020-05-181-1/+16
* riscv: Fix unmet direct dependencies built based on SOC_VIRTKefeng Wang2020-05-131-8/+9
* Merge tag 'riscv-for-linus-5.7' of git://git.kernel.org/pub/scm/linux/kernel/...Linus Torvalds2020-04-091-0/+10
|\
| * riscv: Select required drivers for Kendryte SOCDamien Le Moal2020-04-031-0/+4
| * riscv: Add Kendryte K210 SoC supportChristoph Hellwig2020-04-031-0/+30
* | RISC-V: Only select essential drivers for SOC_VIRT configAnup Patel2020-03-261-14/+0
* | RISC-V: Select Goldfish RTC driver for QEMU virt machineAnup Patel2020-03-051-0/+2
* | RISC-V: Select SYSCON Reboot and Poweroff for QEMU virt machineAnup Patel2020-03-051-0/+2
* | RISC-V: Add kconfig option for QEMU virt machineAnup Patel2020-03-051-0/+20
|/
* riscv: only select serial sifive if TTY is enabledKefeng Wang2019-12-091-2/+2
* riscv: Fix Kconfig indentationKrzysztof Kozlowski2019-11-211-8/+8
* riscv: select SiFive platform drivers with SOC_SIFIVELoys Ollivier2019-07-011-0/+5
* arch: riscv: add config option for building SiFive's SoC resourceLoys Ollivier2019-07-011-0/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 11:32:58 +0100