summaryrefslogtreecommitdiffstats
path: root/arch/riscv/errata/sifive (follow)
Commit message (Expand)AuthorAgeFilesLines
* riscv: don't warn for sifive erratas in modulesHeiko Stuebner2022-07-081-1/+2
* riscv: add memory-type errata for T-HeadHeiko Stuebner2022-05-121-1/+6
* riscv: implement module alternativesHeiko Stuebner2022-05-121-5/+9
* riscv: allow different stages with alternativesHeiko Stuebner2022-05-121-1/+2
* riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabledVincent2021-06-021-1/+1
* riscv: sifive: Apply errata "cip-1200" patchVincent Chen2021-04-261-0/+18
* riscv: sifive: Apply errata "cip-453" patchVincent Chen2021-04-263-0/+59
* riscv: sifive: Add SiFive alternative portsVincent Chen2021-04-262-0/+69