index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
arch
/
riscv
/
errata
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
drivers/perf: riscv_pmu_sbi: add support for PMU variant on T-Head C9xx cores
Heiko Stuebner
2022-10-27
1
-0
/
+19
*
Merge patch series "Some style cleanups for recent extension additions"
Palmer Dabbelt
2022-10-13
1
-6
/
+8
|
\
|
*
riscv: check for kernel config option in t-head memory types errata
Heiko Stuebner
2022-10-13
1
-0
/
+3
|
*
riscv: use BIT() macros in t-head errata init
Heiko Stuebner
2022-10-13
1
-2
/
+2
|
*
riscv: drop some idefs from CMO initialization
Heiko Stuebner
2022-10-13
1
-4
/
+3
*
|
RISC-V: Clean up the Zicbom block size probing
Palmer Dabbelt
2022-09-13
1
-0
/
+1
|
/
*
riscv: implement Zicbom-based CMO instructions + the t-head variant
Palmer Dabbelt
2022-08-11
1
-0
/
+20
|
\
|
*
riscv: implement cache-management errata for T-Head SoCs
Heiko Stuebner
2022-08-04
1
-0
/
+20
*
|
Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...
Linus Torvalds
2022-08-07
1
-26
/
+12
|
\
|
|
*
riscv: remove usage of function-pointers from cpufeatures and t-head errata
Heiko Stuebner
2022-06-17
1
-26
/
+12
*
|
riscv: don't warn for sifive erratas in modules
Heiko Stuebner
2022-07-08
1
-1
/
+2
|
/
*
riscv: add memory-type errata for T-Head
Heiko Stuebner
2022-05-12
4
-1
/
+100
*
riscv: implement module alternatives
Heiko Stuebner
2022-05-12
1
-5
/
+9
*
riscv: allow different stages with alternatives
Heiko Stuebner
2022-05-12
1
-1
/
+2
*
riscv: integrate alternatives better into the main architecture
Heiko Stuebner
2022-05-12
2
-76
/
+0
*
riscv: errata: alternative: mark vendor_patch_func __initdata
Jisheng Zhang
2022-01-09
1
-1
/
+2
*
riscv: skip errata_cip_453.o if CONFIG_ERRATA_SIFIVE_CIP_453 is disabled
Vincent
2021-06-02
1
-1
/
+1
*
riscv: sifive: Apply errata "cip-1200" patch
Vincent Chen
2021-04-26
1
-0
/
+18
*
riscv: sifive: Apply errata "cip-453" patch
Vincent Chen
2021-04-26
3
-0
/
+59
*
riscv: sifive: Add SiFive alternative ports
Vincent Chen
2021-04-26
4
-0
/
+75
*
riscv: Introduce alternative mechanism to apply errata solution
Vincent Chen
2021-04-26
2
-0
/
+70