summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include (follow)
Commit message (Expand)AuthorAgeFilesLines
* RISC-V: KVM: Fix kvm_riscv_vcpu_timer_pending() for SstcAnup Patel2022-10-211-0/+1
* RISC-V: Fix compilation without RISCV_ISA_ZICBOMAndrew Jones2022-10-211-8/+0
* Merge tag 'riscv-for-linus-6.1-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2022-10-145-10/+17
|\
| * RISC-V: Make port I/O string accessors actually workMaciej W. Rozycki2022-10-131-8/+8
| * riscv: vdso: fix NULL deference in vdso_join_timens() when vforkJisheng Zhang2022-10-131-1/+0
| * Merge patch series "Use composable cache instead of L2 cache"Palmer Dabbelt2022-10-132-1/+7
| |\
| | * riscv: Add cache information in AUX vectorGreentime Hu2022-10-132-1/+7
| * | Merge patch series "Some style cleanups for recent extension additions"Palmer Dabbelt2022-10-131-0/+2
| |\ \
| | * | riscv: drop some idefs from CMO initializationHeiko Stuebner2022-10-131-0/+2
* | | | Merge tag 'mm-nonmm-stable-2022-10-11' of git://git.kernel.org/pub/scm/linux/...Linus Torvalds2022-10-121-5/+0
|\ \ \ \
| * | | | kernel: exit: cleanup release_thread()Kefeng Wang2022-09-121-5/+0
| | |_|/ | |/| |
* | | | RISC-V: KVM: Record number of signal exits as a vCPU statJisheng Zhang2022-10-021-0/+1
* | | | RISC-V: KVM: Expose Zicbom to the guestAndrew Jones2022-10-021-0/+1
* | | | RISC-V: KVM: Provide UAPI for Zicbom block sizeAndrew Jones2022-10-021-0/+1
* | | | RISC-V: KVM: Allow Guest use Zihintpause extensionMayuresh Chitale2022-10-021-0/+1
* | | | RISC-V: KVM: Allow Guest use Svinval extensionAnup Patel2022-10-021-0/+1
* | | | RISC-V: KVM: Use Svinval for local TLB maintenance when availableAnup Patel2022-10-021-0/+20
* | | | RISC-V: Probe Svinval extension form ISA stringMayuresh Chitale2022-10-021-0/+4
* | | | RISC-V: KVM: Change the SBI specification version to v1.0Anup Patel2022-10-021-2/+2
* | | | riscv: KVM: Apply insn-def to hlv encodingsAndrew Jones2022-10-021-0/+17
* | | | riscv: KVM: Apply insn-def to hfence encodingsAndrew Jones2022-10-021-0/+10
* | | | riscv: Introduce support for defining instructionsAndrew Jones2022-10-021-0/+90
* | | | riscv: Add X register names to gpr-numsAndrew Jones2022-10-021-0/+8
| |/ / |/| |
* | | Merge tag 'riscv-for-linus-6.0-rc7' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2022-09-231-0/+5
|\ \ \
| * | | RISC-V: Avoid coupling the T-Head CMOs and ZicbomPalmer Dabbelt2022-09-171-1/+5
| * | | RISC-V: Clean up the Zicbom block size probingPalmer Dabbelt2022-09-131-0/+1
| |/ /
* | | Merge tag 'kvm-s390-master-6.0-1' of git://git.kernel.org/pub/scm/linux/kerne...Paolo Bonzini2022-09-022-0/+14
|\| |
| * | riscv: traps: add missing prototypeConor Dooley2022-08-181-0/+2
| * | riscv: signal: fix missing prototype warningConor Dooley2022-08-181-0/+12
| |/
* / riscv: kvm: move extern sbi_ext declarations to a headerConor Dooley2022-08-191-0/+12
|/
* RISC-V: KVM: Support sstc extensionAtish Patra2022-08-122-0/+8
* perf: riscv_pmu{,_sbi}: Miscallenous improvement & fixesPalmer Dabbelt2022-08-121-2/+30
|\
| * RISC-V: Improve SBI definitionsAtish Patra2022-08-111-2/+16
| * RISC-V: Move counter info definition to sbi header fileAtish Patra2022-08-111-0/+14
* | RISC-V: Add Sstc extension supportPalmer Dabbelt2022-08-112-0/+6
|\ \
| * | RISC-V: Enable sstc extension parsing from DTAtish Patra2022-08-111-0/+1
| * | RISC-V: Add SSTC extension CSR detailsAtish Patra2022-08-111-0/+5
| |/
* | riscv: ensure cpu_ops_sbi is declaredConor Dooley2022-08-111-0/+2
* | RISC-V: Declare cpu_ops_spinwait in <asm/cpu_ops.h>Ben Dooks2022-08-111-0/+1
* | arch/riscv: add Zihintpause supportDao Lu2022-08-112-3/+23
* | riscv: implement Zicbom-based CMO instructions + the t-head variantPalmer Dabbelt2022-08-114-2/+72
|\ \
| * | riscv: implement cache-management errata for T-Head SoCsHeiko Stuebner2022-08-041-5/+43
| * | riscv: Add support for non-coherent devices using zicbom extensionHeiko Stuebner2022-07-294-1/+33
* | | Merge tag 'riscv-for-linus-5.20-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2022-08-078-13/+52
|\ \ \
| * \ \ riscv: Add macro for multiple nop instructionsPalmer Dabbelt2022-07-223-7/+18
| |\ \ \
| | * | | riscv: convert the t-head pbmt errata to use the __nops macroHeiko Stuebner2022-07-221-7/+1
| | * | | riscv: introduce nops and __nops macros for NOP sequencesHeiko Stuebner2022-07-222-0/+17
| | | |/ | | |/|
| * | | RISC-V: Support for 64bit hartid on RV64 platformsPalmer Dabbelt2022-07-202-4/+4
| |\ \ \
| | * | | riscv: cpu: Add 64bit hartid support on RV64Sunil V L2022-07-201-2/+2
| | * | | riscv: smp: Add 64bit hartid support on RV64Sunil V L2022-07-201-2/+2
| | |/ /
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-31 03:19:26 +0100