summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.3-mw2' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-03-031-0/+8
|\
| * riscv: Bump COMMAND_LINE_SIZE value to 1024Alexandre Ghiti2023-03-021-0/+8
* | Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2023-02-254-8/+130
|\ \ | |/ |/|
| * Merge tag 'kvm-riscv-6.3-1' of https://github.com/kvm-riscv/linux into HEADPaolo Bonzini2023-02-157-24/+140
| |\
| | * RISC-V: KVM: Support firmware eventsAtish Patra2023-02-071-0/+17
| | * RISC-V: KVM: Implement trap & emulate for hpmcountersAtish Patra2023-02-071-0/+16
| | * RISC-V: KVM: Add skeleton support for perfAtish Patra2023-02-072-0/+78
| | * RISC-V: KVM: Modify SBI extension handler to return SBI error codeAtish Patra2023-02-071-2/+8
| | * RISC-V: KVM: Define a probe function for SBI extension data structuresAtish Patra2023-02-071-0/+3
| | * RISC-V: Improve SBI PMU extension related definitionsAtish Patra2023-02-071-2/+5
| * | Merge branch 'kvm-v6.2-rc4-fixes' into HEADPaolo Bonzini2023-01-241-1/+1
| |\ \
| * | | KVM: RISC-V: Tag init functions and data with __init, __ro_after_initSean Christopherson2022-12-291-3/+3
| * | | KVM: Drop arch hardware (un)setup hooksSean Christopherson2022-12-291-1/+0
* | | | Merge tag 'riscv-for-linus-6.3-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-02-2517-320/+604
|\ \ \ \
| * | | | RISC-V: add a spin_shadow_stack declarationConor Dooley2023-02-221-0/+1
| * | | | riscv: Add header include guards to insn.hLiao Chang2023-02-221-0/+4
| * | | | riscv: hwcap: Don't alphabetize ISA extension IDsAndrew Jones2023-02-221-22/+20
| * | | | riscv: jump_label: Fixup unaligned arch_static_branch functionAndy Chiu2023-02-221-0/+2
| * | | | RISC-V: Only provide the single-letter extensions in HWCAPPalmer Dabbelt2023-02-222-12/+6
| * | | | riscv: mm: fix regression due to update_mmu_cache changeSergey Matyukevich2023-02-221-1/+1
| * | | | RISC-V: move some stray __RISCV_INSN_FUNCS definitions from kprobesHeiko Stuebner2023-02-161-0/+10
| * | | | Merge patch series "riscv: Optimize function trace"Palmer Dabbelt2023-02-151-12/+38
| |\ \ \ \
| | * | | | riscv: ftrace: Reduce the detour code size to halfGuo Ren2023-02-151-12/+38
| | |/ / /
| * | | | Merge patch series "Remove toolchain dependencies for Zicbom"Palmer Dabbelt2023-02-152-1/+60
| |\ \ \ \
| | * | | | RISC-V: replace cbom instructions with an insn-defConor Dooley2023-02-152-1/+14
| | * | | | RISC-V: insn-def: Add I-type insn-defAndrew Jones2023-02-151-0/+46
| | |/ / /
| * | | | Merge patch series "dt-bindings: Add a cpu-capacity property for RISC-V"Palmer Dabbelt2023-02-152-2/+2
| |\ \ \ \
| * | | | | riscv: Fix Zbb alternative IDsSamuel Holland2023-02-151-5/+0
| * | | | | Merge patch series "riscv: improve boot time isa extensions handling"Palmer Dabbelt2023-02-028-69/+100
| |\ \ \ \ \
| | * | | | | riscv: remove riscv_isa_ext_keys[] array and related usageJisheng Zhang2023-02-011-32/+0
| | * | | | | riscv: cpu_relax: switch to riscv_has_extension_likely()Jisheng Zhang2023-02-011-1/+1
| | * | | | | riscv: alternative: patch alternatives in the vDSOJisheng Zhang2023-02-011-0/+4
| | * | | | | riscv: switch to relative alternative entriesJisheng Zhang2023-02-012-16/+21
| | * | | | | riscv: module: move find_section to module.hJisheng Zhang2023-02-011-0/+16
| | * | | | | riscv: fpu: switch has_fpu() to riscv_has_extension_likely()Jisheng Zhang2023-02-011-1/+2
| | * | | | | riscv: introduce riscv_has_extension_[un]likely()Jisheng Zhang2023-02-011-0/+37
| | * | | | | riscv: cpufeature: extend riscv_cpufeature_patch_func to all ISA extensionsJisheng Zhang2023-02-011-6/+3
| | * | | | | riscv: hwcap: make ISA extension ids can be used in asmJisheng Zhang2023-02-011-24/+21
| * | | | | | Merge patch series "Zbb string optimizations"Palmer Dabbelt2023-01-313-1/+13
| |\ \ \ \ \ \ | | |/ / / / / | |/| | | | |
| | * | | | | RISC-V: add zbb support to string functionsHeiko Stuebner2023-01-312-1/+3
| | * | | | | RISC-V: add infrastructure to allow different str* implementationsHeiko Stuebner2023-01-311-0/+10
| * | | | | | RISC-V: Fix do_notify_resume / do_work_pending prototypeHeiko Stuebner2023-01-251-1/+1
| * | | | | | riscv: fix jal offsets in patched alternativesJisheng Zhang2023-01-251-0/+27
| * | | | | | riscv: pgtable: Fixup comment for KERN_VIRT_SIZEGuo Ren2023-01-251-1/+1
| |/ / / / /
| * | | | | Merge patch series "Putting some basic order on isa extension lists"Palmer Dabbelt2023-01-201-5/+7
| |\ \ \ \ \
| | * | | | | RISC-V: resort all extensions in consistent ordersConor Dooley2023-01-181-5/+7
| * | | | | | RISC-V: fix auipc-jalr addresses in patched alternativesHeiko Stuebner2022-12-291-0/+3
| * | | | | | RISC-V: add helpers for handling immediates in U-type and I-type pairsHeiko Stuebner2022-12-291-0/+48
| * | | | | | RISC-V: add rd reg parsing to insn.h headerHeiko Stuebner2022-12-291-0/+5
| * | | | | | RISC-V: add U-type imm parsing to insn.h headerHeiko Stuebner2022-12-291-0/+13
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 12:32:19 +0100