summaryrefslogtreecommitdiffstats
path: root/arch/riscv/include (follow)
Commit message (Expand)AuthorAgeFilesLines
* riscv: Get rid of CONFIG_PHYS_RAM_BASE in kernel physical address conversionAlexandre Ghiti2021-08-071-3/+4
* RISC-V: load initrd wherever it fits into memoryHeinrich Schuchardt2021-07-221-2/+2
* Merge tag 'riscv-for-linus-5.14-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-07-0916-81/+374
|\
| * riscv: add VMAP_STACK overflow detectionTong Tiangen2021-07-062-0/+18
| * riscv: ptrace: add argn syntaxJeff Xie2021-07-061-0/+31
| * riscv: mm: fix build errors caused by mk_pmd()Nanyong Sun2021-07-062-5/+2
| * riscv: Introduce structure that group all variables regarding kernel mappingAlexandre Ghiti2021-07-061-24/+30
| * Merge branch 'riscv-wx-mappings' into for-nextPalmer Dabbelt2021-07-014-20/+50
| |\
| | * riscv: Map the kernel with correct permissions the first timeAlexandre Ghiti2021-07-013-9/+29
| | * riscv: Introduce set_kernel_memory helperAlexandre Ghiti2021-07-011-0/+16
| | * riscv: Simplify xip and !xip kernel address conversion macrosAlexandre Ghiti2021-06-112-11/+5
| * | riscv: Enable KFENCE for riscv64Liu Shixin2021-07-011-0/+63
| * | RISC-V: Use asm-generic for {in,out}{bwlq}Palmer Dabbelt2021-07-011-13/+0
| * | riscv: add ASID-based tlbflushing methodsGuo Ren2021-07-011-0/+2
| * | riscv: Cleanup unused functionsGuo Ren2021-06-091-10/+0
| * | riscv: fix build error when CONFIG_SMP is disabledBixuan Cui2021-06-092-5/+5
| * | riscv: Use global mappings for kernel pagesGuo Ren2021-05-301-1/+2
| * | riscv: mm: init: Consolidate vars, functionsJisheng Zhang2021-05-291-1/+1
| * | riscv: kprobes: Remove redundant kprobe_step_ctxJisheng Zhang2021-05-291-7/+0
| * | riscv: Turn has_fpu into a static key if FPU=yJisheng Zhang2021-05-261-3/+8
| * | riscv: Move setup_bootmem into paging_initKefeng Wang2021-05-261-1/+0
| * | riscv: enable generic PCI resource mappingStanislaw Kardach2021-05-261-0/+2
| * | riscv: mremap speedup - enable HAVE_MOVE_PUD and HAVE_MOVE_PMDJisheng Zhang2021-05-261-0/+11
| * | riscv: mm: add THP support on 64-bitNanyong Sun2021-05-221-0/+156
| * | riscv: mm: make pmd_bad() check leaf conditionNanyong Sun2021-05-221-1/+1
| * | riscv: mm: add _PAGE_LEAF macroNanyong Sun2021-05-223-6/+8
| |/
* | mm: rename pud_page_vaddr to pud_pgtable and make it return pmd_t *Aneesh Kumar K.V2021-07-081-2/+2
* | arch, mm: wire up memfd_secret system call where relevantMike Rapoport2021-07-081-0/+1
* | Merge branch 'akpm' (patches from Andrew)Linus Torvalds2021-07-022-4/+0
|\ \
| * | mm/thp: define default pmd_pgtable()Anshuman Khandual2021-07-011-2/+0
| * | mm: define default value for FIRST_USER_ADDRESSAnshuman Khandual2021-07-011-2/+0
* | | Merge tag 'locking-core-2021-06-28' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2021-06-282-81/+81
|\ \ \ | |/ / |/| |
| * | locking/atomic: riscv: move to ARCH_ATOMICMark Rutland2021-05-262-81/+81
| |/
* | riscv: Ensure BPF_JIT_REGION_START aligned with PMD sizeJisheng Zhang2021-06-191-3/+2
* | riscv: alternative: fix typo in macro nameVitaly Wool2021-06-111-2/+2
* | riscv: kexec: Fix W=1 build warningsJisheng Zhang2021-05-231-2/+2
|/
* riscv: Consistify protect_kernel_linear_mapping_text_rodata() useGeert Uytterhoeven2021-05-061-1/+6
* Merge tag 'riscv-for-linus-5.13-mw0' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-05-0618-17/+424
|\
| * RISC-V: Always define XIP_FIXUPPalmer Dabbelt2021-05-011-10/+13
| * riscv: Fix 32b kernel build with CONFIG_DEBUG_VIRTUAL=yAlexandre Ghiti2021-05-011-1/+1
| * RISC-V: enable XIPVitaly Wool2021-04-262-2/+44
| * RISC-V: Add kdump supportNick Kossifidis2021-04-262-6/+19
| * RISC-V: Add kexec supportNick Kossifidis2021-04-261-0/+49
| * riscv: Constify sbi_ipi_opsJisheng Zhang2021-04-261-2/+2
| * riscv: Constify sys_call_tableJisheng Zhang2021-04-261-1/+1
| * riscv: Move kernel mapping outside of linear mappingAlexandre Ghiti2021-04-263-10/+56
| * riscv: Workaround mcount name prior to clang-13Nathan Chancellor2021-04-261-2/+12
| * riscv: sifive: Apply errata "cip-1200" patchVincent Chen2021-04-262-2/+11
| * riscv: sifive: Apply errata "cip-453" patchVincent Chen2021-04-261-1/+20
| * riscv: sifive: Add SiFive alternative portsVincent Chen2021-04-261-0/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 21:48:44 +0100