summaryrefslogtreecommitdiffstats
path: root/arch/riscv/kernel/sys_riscv.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'riscv-for-linus-6.7-rc1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-11-081-14/+32
|\
| * RISC-V: hwprobe: Expose Zicboz extension and its block sizeAndrew Jones2023-09-211-14/+32
* | docs: move riscv under archCosta Shulyupin2023-10-101-1/+1
|/
* riscv: Implement syscall wrappersSami Tolvanen2023-08-231-0/+6
* Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt2023-06-191-10/+44
|\
| * RISC-V: hwprobe: Expose Zba, Zbb, and ZbsEvan Green2023-06-191-7/+41
* | riscv: hwprobe: Add support for probing V in RISCV_HWPROBE_KEY_IMA_EXT_0Andy Chiu2023-06-081-0/+4
|/
* RISC-V: hwprobe: Explicity check for -1 in vdso initAndrew Jones2023-04-261-1/+1
* RISC-V: hwprobe: There can only be one firstAndrew Jones2023-04-261-1/+3
* RISC-V: Add hwprobe vDSO function and dataEvan Green2023-04-191-0/+45
* RISC-V: hwprobe: Support probing of misaligned access performanceEvan Green2023-04-191-0/+28
* RISC-V: hwprobe: Add support for RISCV_HWPROBE_BASE_BEHAVIOR_IMAEvan Green2023-04-191-0/+20
* RISC-V: Add a syscall for HW probingEvan Green2023-04-191-1/+134
* riscv: Allow PROT_WRITE-only mmap()Andrew Bresticker2022-09-221-3/+0
* riscv: mmap with PROT_WRITE but no PROT_READ is invalidCeleste Liu2022-07-221-3/+2
* riscv: compat: syscall: Add compat_sys_call_table implementationGuo Ren2022-04-261-2/+4
* RISC-V: Don't allow write+exec only page mapping request in mmapYash Shah2020-06-191-0/+6
* treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 286Thomas Gleixner2019-06-051-9/+1
* RISC-V: Use a less ugly workaround for unused variable warningsPalmer Dabbelt2018-08-281-14/+1
* RISC-V: Define sys_riscv_flush_icache when SMP=nPalmer Dabbelt2018-08-201-2/+10
* mm: add ksys_mmap_pgoff() helper; remove in-kernel calls to sys_mmap_pgoff()Dominik Brodowski2018-04-021-2/+2
* RISC-V: Logical vs Bitwise typoDan Carpenter2017-12-111-1/+1
* RISC-V: Clean up an unused includePalmer Dabbelt2017-11-301-1/+0
* RISC-V: Allow userspace to flush the instruction cacheAndrew Waterman2017-11-301-0/+32
* RISC-V: User-facing APIPalmer Dabbelt2017-09-271-0/+49