summaryrefslogtreecommitdiffstats
path: root/arch/riscv (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge patch series "riscv: hwprobe: add Zicond, Zacas and Ztso support"Palmer Dabbelt2024-01-104-0/+10
|\
| * riscv: hwprobe: export Zicond extensionClément Léger2024-01-102-0/+2
| * riscv: hwprobe: export Zacas ISA extensionClément Léger2024-01-102-0/+2
| * riscv: add ISA extension parsing for ZacasClément Léger2024-01-102-0/+2
| * riscv: hwprobe: export Ztso ISA extensionClément Léger2024-01-102-0/+2
| * riscv: add ISA extension parsing for ZtsoClément Léger2024-01-102-0/+2
* | use linux/export.h rather than asm-generic/export.hAl Viro2024-01-105-5/+5
* | Merge patch series "Fix XIP boot and make XIP testable in QEMU"Palmer Dabbelt2024-01-104-7/+14
|\ \
| * | riscv: Allow disabling of BUILTIN_DTB for XIPFrederik Haxel2024-01-102-4/+6
| * | riscv: Fixed wrong register in XIP_FIXUP_FLASH_OFFSET macroFrederik Haxel2024-01-101-1/+1
| * | riscv: Make XIP bootable againFrederik Haxel2024-01-102-2/+7
* | | riscv: Remove SHADOW_OVERFLOW_STACK_SIZE macroSong Shuai2024-01-101-1/+0
* | | Merge remote-tracking branch 'palmer/fixes' into for-nextPalmer Dabbelt2024-01-1010-51/+129
|\ \ \
| * | | riscv: Fix set_direct_map_default_noflush() to reset _PAGE_EXECAlexandre Ghiti2024-01-091-1/+1
| * | | riscv: Fix module_alloc() that did not reset the linear mapping permissionsAlexandre Ghiti2024-01-091-1/+2
| * | | riscv: Fix wrong usage of lm_alias() when splitting a huge linear mappingAlexandre Ghiti2024-01-091-2/+7
| * | | riscv: Check if the code to patch lies in the exit sectionAlexandre Ghiti2024-01-094-1/+15
| * | | riscv: errata: andes: Probe for IOCP only once in boot stageLad Prabhakar2023-12-061-7/+13
| * | | riscv: Fix SMP when shadow call stacks are enabledSamuel Holland2023-12-061-1/+1
| * | | riscv: fix misaligned access handling of C.SWSP and C.SDSPClément Léger2023-12-061-4/+2
| * | | RISC-V: hwprobe: Always use u64 for extension bitsAndrew Jones2023-12-061-1/+1
| * | | Support rv32 ULEB128 testCharlie Jenkins2023-12-061-4/+4
| * | | riscv: Correct type casting in module loadingCharlie Jenkins2023-12-041-2/+2
| * | | riscv: Safely remove entries from relocation listCharlie Jenkins2023-12-041-28/+82
| |/ /
* | | riscv; fix __user annotation in save_v_state()Ben Dooks2024-01-101-1/+1
* | | riscv: fix __user annotation in traps_misaligned.cBen Dooks2024-01-101-3/+3
* | | riscv: Select ARCH_WANTS_NO_INSTRJisheng Zhang2024-01-101-0/+1
* | | Merge patch series "riscv: CPU operations cleanup"Palmer Dabbelt2024-01-109-95/+24
|\ \ \
| * | | riscv: Use the same CPU operations for all CPUsSamuel Holland2024-01-055-23/+18
| * | | riscv: Remove unused members from struct cpu_operationsSamuel Holland2024-01-058-58/+1
| * | | riscv: Deduplicate code in setup_smp()Samuel Holland2024-01-051-20/+11
| |/ /
* | | riscv: Remove obsolete rv32_defconfig fileSamuel Holland2024-01-101-139/+0
* | | Merge patch series "RISC-V: hwprobe: Introduce which-cpus"Palmer Dabbelt2024-01-106-329/+511
|\ \ \
| * | | RISC-V: hwprobe: Introduce which-cpus flagAndrew Jones2024-01-034-12/+189
| * | | RISC-V: Move the hwprobe syscall to its own fileAndrew Jones2024-01-033-285/+290
| * | | RISC-V: hwprobe: Clarify cpus size parameterAndrew Jones2024-01-032-12/+12
| |/ /
* | | RISC-V: Remove the removed single-letter extensionsPalmer Dabbelt2024-01-032-10/+0
* | | Merge patch series "riscv: Use READ_ONCE()/WRITE_ONCE() for pte accesses"Palmer Dabbelt2023-12-2011-120/+134
|\ \ \ | |_|/ |/| |
| * | riscv: Use accessors to page table entries instead of direct dereferenceAlexandre Ghiti2023-12-2010-113/+128
| * | riscv: mm: Only compile pgtable.c if MMUAlexandre Ghiti2023-12-201-2/+1
| * | riscv: Use WRITE_ONCE() when setting page table entriesAlexandre Ghiti2023-12-202-5/+5
| |/
* | riscv: hwprobe: export Zfa ISA extensionClément Léger2023-12-132-0/+2
* | riscv: add ISA extension parsing for ZfaClément Léger2023-12-132-0/+2
* | riscv: hwprobe: export Zvfh[min] ISA extensionsClément Léger2023-12-132-0/+4
* | riscv: add ISA extension parsing for Zvfh[min]Clément Léger2023-12-132-0/+4
* | riscv: hwprobe: export Zhintntl ISA extensionClément Léger2023-12-132-0/+2
* | riscv: add ISA extension parsing for ZihintntlClément Léger2023-12-132-0/+2
* | riscv: hwprobe: export Zfh[min] ISA extensionsClément Léger2023-12-132-0/+7
* | riscv: add ISA extension parsing for Zfh/Zfh[min]Clément Léger2023-12-132-0/+4
* | riscv: hwprobe: export vector crypto ISA extensionsClément Léger2023-12-132-0/+23
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-30 00:42:29 +0100