summaryrefslogtreecommitdiffstats
path: root/arch/riscv (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'kvm-pi-raw-spinlock' into HEADPaolo Bonzini2022-01-193-61/+54
|\
| * Merge tag 'efi-urgent-for-v5.16-2' of git://git.kernel.org/pub/scm/linux/kern...Linus Torvalds2021-12-271-1/+0
| |\
| | * efi: Move efifb_setup_from_dmi() prototype from arch headersJavier Martinez Canillas2021-12-131-1/+0
| * | Merge tag 'riscv-for-linus-5.16-rc6' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-12-172-60/+54
| |\ \
| | * | riscv: dts: sifive unmatched: Link the tmp451 with its power supplyVincent Pelletier2021-12-171-0/+1
| | * | riscv: dts: sifive unmatched: Fix regulator for board rev3Vincent Pelletier2021-12-171-60/+24
| | * | riscv: dts: sifive unmatched: Expose the PMIC sub-functionsVincent Pelletier2021-12-171-0/+12
| | * | riscv: dts: sifive unmatched: Expose the board ID eepromVincent Pelletier2021-12-171-0/+10
| | * | riscv: dts: sifive unmatched: Name gpio linesVincent Pelletier2021-12-171-0/+4
| | * | riscv: dts: unmatched: Add gpio card detect to mmc-spi-slotBin Meng2021-11-241-0/+2
| | * | riscv: dts: unleashed: Add gpio card detect to mmc-spi-slotBin Meng2021-11-241-0/+1
* | | | KVM: RISC-V: Avoid spurious virtual interrupts after clearing hideleg CSRVincent Chen2022-01-061-0/+8
* | | | RISC-V: KVM: Add VM capability to allow userspace get GPA bitsAnup Patel2022-01-063-0/+9
* | | | RISC-V: KVM: Forward SBI experimental and vendor extensionsAnup Patel2022-01-062-0/+31
* | | | RISC-V: KVM: make kvm_riscv_vcpu_fp_clean() staticJisheng Zhang2022-01-061-1/+1
* | | | RISC-V: KVM: Add SBI HSM extension in KVMAtish Patra2022-01-065-0/+134
* | | | RISC-V: KVM: Add v0.1 replacement SBI extensions defined in v0.2Atish Patra2022-01-063-0/+143
* | | | RISC-V: KVM: Add SBI v0.2 base extensionAtish Patra2022-01-065-1/+85
* | | | RISC-V: KVM: Reorganize SBI code by moving SBI v0.1 to its own fileAtish Patra2022-01-064-131/+146
* | | | RISC-V: KVM: Mark the existing SBI implementation as v0.1Atish Patra2022-01-062-32/+144
* | | | KVM: RISC-V: Use common KVM implementation of MMU memory cachesSean Christopherson2022-01-064-65/+18
* | | | KVM: RISC-V: Use Makefile.kvm for common filesDavid Woodhouse2021-12-091-5/+1
* | | | KVM: Rename kvm_vcpu_block() => kvm_vcpu_halt()Sean Christopherson2021-12-081-1/+1
* | | | KVM: Drop obsolete kvm_arch_vcpu_block_finish()Sean Christopherson2021-12-081-1/+0
* | | | KVM: Stop passing kvm_userspace_memory_region to arch memslot hooksSean Christopherson2021-12-081-2/+0
* | | | KVM: RISC-V: Use "new" memslot instead of userspace memory regionSean Christopherson2021-12-081-9/+13
* | | | KVM: Let/force architectures to deal with arch specific memslot dataSean Christopherson2021-12-081-3/+4
* | | | KVM: Use 'unsigned long' as kvm_for_each_vcpu()'s indexMarc Zyngier2021-12-082-2/+2
* | | | KVM: Move wiping of the kvm->vcpus array to common codeMarc Zyngier2021-12-081-9/+1
|/ / /
* | | RISC-V: KVM: Fix incorrect KVM_MAX_VCPUS valueAnup Patel2021-11-221-5/+3
* | | KVM: RISC-V: Unmap stage2 mapping when deleting/moving a memslotSean Christopherson2021-11-221-0/+6
* | | Merge tag 'riscv-for-linus-5.16-rc2' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-11-193-0/+6
|\| |
| * | riscv: fix building external modulesAndreas Schwab2021-11-191-0/+2
| * | RISC-V: Enable KVM in RV64 and RV32 defconfigs as a moduleAnup Patel2021-11-192-0/+4
| |/
* | Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvmLinus Torvalds2021-11-182-2/+2
|\ \
| * | KVM: RISC-V: Cap KVM_CAP_NR_VCPUS by KVM_CAP_MAX_VCPUSVitaly Kuznetsov2021-11-181-1/+1
| * | riscv: kvm: fix non-kernel-doc comment blockRandy Dunlap2021-11-181-1/+1
* | | Documentation: update vcpu-requests.rst referenceMauro Carvalho Chehab2021-11-171-1/+1
| |/ |/|
* | Merge tag 'riscv-for-linus-5.16-mw1' of git://git.kernel.org/pub/scm/linux/ke...Linus Torvalds2021-11-1321-137/+292
|\ \
| * | riscv: defconfig: enable DRM_NOUVEAUHeinrich Schuchardt2021-10-271-3/+4
| * | riscv/vdso: Drop unneeded part due to merge issueKefeng Wang2021-10-271-11/+0
| * | riscv: remove .text section size limitation for XIPVitaly Wool2021-10-264-9/+26
| * | Merge tag 'riscv-sifive-dt-5.16' of git://gitolite.kernel.org/pub/scm/linux/k...Palmer Dabbelt2021-10-214-16/+7
| |\ \
| | * | riscv: dts: sifive: add missing compatible for plicKrzysztof Kozlowski2021-10-191-1/+1
| | * | riscv: dts: microchip: add missing compatibles for clint and plicKrzysztof Kozlowski2021-10-191-2/+2
| | * | riscv: dts: sifive: drop duplicated nodes and properties in sifiveKrzysztof Kozlowski2021-10-192-10/+0
| | * | riscv: dts: sifive: fix Unleashed board compatibleKrzysztof Kozlowski2021-10-191-1/+2
| | * | riscv: dts: sifive: use only generic JEDEC SPI NOR flash compatibleKrzysztof Kozlowski2021-10-192-2/+2
| * | | riscv: dts: microchip: use vendor compatible for Cadence SD4HCKrzysztof Kozlowski2021-10-081-1/+1
| * | | riscv: dts: microchip: drop unused pinctrl-namesKrzysztof Kozlowski2021-10-081-1/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-30 23:19:25 +0100