summaryrefslogtreecommitdiffstats
path: root/arch/x86 (follow)
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | x86/l1tf: Handle EPT disabled state properThomas Gleixner2018-07-133-45/+54
| * | | | | | | | x86/kvm: Drop L1TF MSR list approachThomas Gleixner2018-07-131-36/+7
| * | | | | | | | x86/litf: Introduce vmx status variableThomas Gleixner2018-07-133-13/+54
| * | | | | | | | x86/KVM/VMX: Use MSR save list for IA32_FLUSH_CMD if requiredKonrad Rzeszutek Wilk2018-07-041-5/+37
| * | | | | | | | x86/KVM/VMX: Extend add_atomic_switch_msr() to allow VMENTER only MSRsKonrad Rzeszutek Wilk2018-07-041-8/+14
| * | | | | | | | x86/KVM/VMX: Separate the VMX AUTOLOAD guest/host number accountingKonrad Rzeszutek Wilk2018-07-041-10/+19
| * | | | | | | | x86/KVM/VMX: Add find_msr() helper functionKonrad Rzeszutek Wilk2018-07-041-13/+18
| * | | | | | | | x86/KVM/VMX: Split the VMX MSR LOAD structures to have an host/guest numbersKonrad Rzeszutek Wilk2018-07-041-30/+35
| * | | | | | | | x86/KVM/VMX: Add L1D flush logicPaolo Bonzini2018-07-044-1/+34
| * | | | | | | | x86/KVM/VMX: Add L1D MSR based flushPaolo Bonzini2018-07-042-4/+17
| * | | | | | | | x86/KVM/VMX: Add L1D flush algorithmPaolo Bonzini2018-07-041-5/+66
| * | | | | | | | x86/KVM/VMX: Add module argument for L1TF mitigationKonrad Rzeszutek Wilk2018-07-041-0/+59
| * | | | | | | | x86/KVM: Warn user if KVM is loaded SMT and L1TF CPU bug being presentKonrad Rzeszutek Wilk2018-07-041-0/+13
| * | | | | | | | Revert "x86/apic: Ignore secondary threads if nosmt=force"Thomas Gleixner2018-07-023-23/+1
| * | | | | | | | x86/speculation/l1tf: Fix up pte->pfn conversion for PAEMichal Hocko2018-06-291-6/+6
| * | | | | | | | x86/speculation/l1tf: Protect PAE swap entries against L1TFVlastimil Babka2018-06-272-3/+34
| * | | | | | | | x86/CPU/AMD: Move TOPOEXT reenablement before reading smp_num_siblingsBorislav Petkov2018-06-221-20/+17
| * | | | | | | | x86/cpufeatures: Add detection of L1D cache flush support.Konrad Rzeszutek Wilk2018-06-211-0/+1
| * | | | | | | | x86/speculation/l1tf: Extend 64bit swap file size limitVlastimil Babka2018-06-211-1/+9
| * | | | | | | | x86/apic: Ignore secondary threads if nosmt=forceThomas Gleixner2018-06-213-1/+23
| * | | | | | | | x86/cpu/AMD: Evaluate smp_num_siblings earlyThomas Gleixner2018-06-211-0/+13
| * | | | | | | | x86/CPU/AMD: Do not check CPUID max ext level before parsing SMP infoBorislav Petkov2018-06-211-6/+3
| * | | | | | | | x86/cpu/intel: Evaluate smp_num_siblings earlyThomas Gleixner2018-06-211-0/+7
| * | | | | | | | x86/cpu/topology: Provide detect_extended_topology_early()Thomas Gleixner2018-06-212-9/+23
| * | | | | | | | x86/cpu/common: Provide detect_ht_early()Thomas Gleixner2018-06-212-10/+15
| * | | | | | | | x86/cpu/AMD: Remove the pointless detect_ht() callThomas Gleixner2018-06-211-4/+0
| * | | | | | | | x86/cpu: Remove the pointless CPU printoutThomas Gleixner2018-06-212-25/+5
| * | | | | | | | cpu/hotplug: Provide knobs to control SMTThomas Gleixner2018-06-211-0/+1
| * | | | | | | | x86/topology: Provide topology_smt_supported()Thomas Gleixner2018-06-212-0/+10
| * | | | | | | | x86/smp: Provide topology_is_primary_thread()Thomas Gleixner2018-06-214-1/+33
| * | | | | | | | x86/bugs: Move the l1tf function and define pr_fmt properlyKonrad Rzeszutek Wilk2018-06-211-26/+29
| * | | | | | | | x86/speculation/l1tf: Limit swap file size to MAX_PA/2Andi Kleen2018-06-201-0/+15
| * | | | | | | | x86/speculation/l1tf: Disallow non privileged high MMIO PROT_NONE mappingsAndi Kleen2018-06-202-0/+29
| * | | | | | | | x86/speculation/l1tf: Add sysfs reporting for l1tfAndi Kleen2018-06-204-0/+67
| * | | | | | | | x86/speculation/l1tf: Make sure the first page is always reservedAndi Kleen2018-06-201-0/+6
| * | | | | | | | x86/speculation/l1tf: Protect PROT_NONE PTEs against speculationAndi Kleen2018-06-205-13/+84
| * | | | | | | | x86/speculation/l1tf: Protect swap entries against L1TFLinus Torvalds2018-06-201-3/+8
| * | | | | | | | x86/speculation/l1tf: Change order of offset/type in swap entryLinus Torvalds2018-06-201-11/+20
| * | | | | | | | x86/speculation/l1tf: Increase 32bit PAE __PHYSICAL_PAGE_SHIFTAndi Kleen2018-06-201-2/+7
* | | | | | | | | Merge branch 'x86-timers-for-linus' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2018-08-1426-671/+412
|\ \ \ \ \ \ \ \ \
| * | | | | | | | | x86/kvmclock: Mark kvm_get_preset_lpj() as __initDou Liyang2018-07-301-1/+1
| * | | | | | | | | x86/tsc: Consolidate init codeDou Liyang2018-07-301-10/+12
| * | | | | | | | | x86/tsc: Make use of tsc_calibrate_cpu_early()Pavel Tatashin2018-07-203-8/+20
| * | | | | | | | | x86/tsc: Split native_calibrate_cpu() into early and late partsPavel Tatashin2018-07-202-18/+37
| * | | | | | | | | x86/tsc: Use TSC as sched clock earlyPavel Tatashin2018-07-201-0/+1
| * | | | | | | | | x86/tsc: Initialize cyc2ns when tsc frequency is determinedPavel Tatashin2018-07-201-41/+53
| * | | | | | | | | x86/tsc: Calibrate tsc only oncePavel Tatashin2018-07-203-42/+49
| * | | | | | | | | x86/xen/time: Output xen sched_clock time from 0Pavel Tatashin2018-07-201-1/+10
| * | | | | | | | | x86/xen/time: Initialize pv xen time in init_hypervisor_platform()Pavel Tatashin2018-07-205-41/+34
| * | | | | | | | | x86/tsc: Redefine notsc to behave as tsc=unstablePavel Tatashin2018-07-201-15/+3