summaryrefslogtreecommitdiffstats
path: root/arch (follow)
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | x86/ftrace: Enable HAVE_FUNCTION_GRAPH_RETVALDonglin Peng2023-06-214-6/+30
| * | | | | | arm64: ftrace: Enable HAVE_FUNCTION_GRAPH_RETVALDonglin Peng2023-06-214-13/+50
* | | | | | | Merge tag 'riscv-for-linus-6.5-mw1' of git://git.kernel.org/pub/scm/linux/ker...Linus Torvalds2023-06-3052-166/+2317
|\ \ \ \ \ \ \
| * | | | | | | riscv: hibernate: remove WARN_ON in save_processor_stateSong Shuai2023-06-231-1/+0
| * | | | | | | Merge patch series "riscv: Add independent irq/softirq stacks support"Palmer Dabbelt2023-06-235-13/+153
| |\ \ \ \ \ \ \
| | * | | | | | | riscv: stack: Add config of thread stack sizeGuo Ren2023-06-222-11/+11
| | * | | | | | | riscv: stack: Support HAVE_SOFTIRQ_ON_OWN_STACKGuo Ren2023-06-222-2/+39
| | * | | | | | | riscv: stack: Support HAVE_IRQ_EXIT_ON_IRQ_STACKGuo Ren2023-06-225-2/+105
| * | | | | | | | Merge patch series "ISA string parser cleanups"Palmer Dabbelt2023-06-235-28/+121
| |\ \ \ \ \ \ \ \
| | * | | | | | | | RISC-V: always report presence of extensions formerly part of the base ISAConor Dooley2023-06-213-0/+25
| | * | | | | | | | RISC-V: remove decrement/increment dance in ISA string parserConor Dooley2023-06-211-8/+6
| | * | | | | | | | RISC-V: rework comments in ISA string parserConor Dooley2023-06-211-11/+59
| | * | | | | | | | RISC-V: validate riscv,isa at boot, not during ISA string parsingConor Dooley2023-06-212-9/+11
| | * | | | | | | | RISC-V: split early & late of_node to hartid mappingConor Dooley2023-06-213-2/+23
| | * | | | | | | | RISC-V: simplify register width check in ISA string parsingConor Dooley2023-06-211-8/+7
| * | | | | | | | | riscv: replace deprecated scall with ecallFangrui Song2023-06-202-2/+2
| * | | | | | | | | riscv: uprobes: Restore thread.bad_causeTiezhu Yang2023-06-201-0/+2
| * | | | | | | | | riscv: mm: try VMA lock-based page fault handling firstJisheng Zhang2023-06-202-0/+34
| * | | | | | | | | riscv: mm: Pre-allocate PGD entries for vmalloc/modules areaBjörn Töpel2023-06-202-14/+60
| * | | | | | | | | Merge patch series "RISC-V: Export Zba, Zbb to usermode via hwprobe"Palmer Dabbelt2023-06-196-16/+71
| |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | RISC-V: hwprobe: Expose Zba, Zbb, and ZbsEvan Green2023-06-192-7/+44
| | * | | | | | | | | RISC-V: Track ISA extensions per hartEvan Green2023-06-192-6/+22
| | * | | | | | | | | RISC-V: Add Zba, Zbs extension probingEvan Green2023-06-193-0/+6
| | | |_|_|/ / / / / | | |/| | | | | | |
| * | | | | | | | | RISC-V: ACPI : Fix for usage of pointers in different address spaceSunil V L2023-06-191-2/+2
| * | | | | | | | | riscv: hibernation: Remove duplicate call of suspend_restore_csrsSong Shuai2023-06-191-1/+0
| * | | | | | | | | riscv: hibernation: Replace jalr with jr before suspend_restore_regsSong Shuai2023-06-191-2/+2
| * | | | | | | | | riscv: mm: stub extable related functions/macros for !MMUJisheng Zhang2023-06-143-2/+11
| * | | | | | | | | riscv: say disabling zicbom if no or bad riscv,cbom-block-size foundBen Dooks2023-06-141-2/+2
| | |_|/ / / / / / | |/| | | | | | |
| * | | | | | | | Merge patch series "riscv: Add vector ISA support"Palmer Dabbelt2023-06-0833-50/+1326
| |\ \ \ \ \ \ \ \ | | |_|/ / / / / / | |/| | | | | | |
| | * | | | | | | riscv: Enable Vector code to be builtGuo Ren2023-06-082-1/+36
| | * | | | | | | riscv: detect assembler support for .option archAndy Chiu2023-06-081-1/+7
| | * | | | | | | riscv: Add sysctl to set the default vector rule for new processesAndy Chiu2023-06-081-1/+32
| | * | | | | | | riscv: Add prctl controls for userspace vector managementAndy Chiu2023-06-086-1/+139
| | * | | | | | | riscv: hwcap: change ELF_HWCAP to a functionAndy Chiu2023-06-083-1/+8
| | * | | | | | | riscv: KVM: Add vector lazy save/restore supportVincent Chen2023-06-086-0/+300
| | * | | | | | | riscv: kvm: Add V extension to KVM ISAVincent Chen2023-06-082-0/+2
| | * | | | | | | riscv: prevent stack corruption by reserving task_pt_regs(p) earlyGreentime Hu2023-06-081-0/+2
| | * | | | | | | riscv: signal: validate altstack to reflect VectorAndy Chiu2023-06-081-0/+7
| | * | | | | | | riscv: signal: Report signal frame size to userspace via auxvVincent Chen2023-06-084-5/+27
| | * | | | | | | riscv: signal: Add sigcontext save/restore for vectorGreentime Hu2023-06-084-15/+193
| | * | | | | | | riscv: signal: check fp-reserved words unconditionallyAndy Chiu2023-06-081-27/+28
| | * | | | | | | riscv: Add ptrace vector supportGreentime Hu2023-06-082-0/+77
| | * | | | | | | riscv: Allocate user's vector context in the first-use trapAndy Chiu2023-06-084-2/+150
| | * | | | | | | riscv: Add task switch support for vectorGreentime Hu2023-06-085-0/+64
| | * | | | | | | riscv: Introduce struct/helpers to save/restore per-task Vector stateGreentime Hu2023-06-082-0/+112
| | * | | | | | | riscv: Introduce riscv_v_vsize to record size of Vector contextGreentime Hu2023-06-085-0/+54
| | * | | | | | | riscv: Introduce Vector enable/disable helpersGreentime Hu2023-06-081-0/+11
| | * | | | | | | riscv: Disable Vector Instructions for kernel itselfGuo Ren2023-06-082-9/+9
| | * | | | | | | riscv: Clear vector regfile on bootupGreentime Hu2023-06-081-2/+25
| | * | | | | | | riscv: Add new csr defines related to vector extensionGreentime Hu2023-06-081-2/+16
generated by cgit v1.2.3 (git 2.39.1) at 2025-01-31 20:43:12 +0100