| Commit message (Expand) | Author | Age | Files | Lines |
* | Merge branch 'locking/arch-atomic' into locking/core, because the topic is ready | Ingo Molnar | 2016-07-07 | 43 | -446/+1824 |
|\ |
|
| * | locking/atomic, arch/tile: Fix tilepro build | Peter Zijlstra | 2016-06-24 | 4 | -35/+40 |
| * | locking/atomic, arch/m68k: Remove comment | Peter Zijlstra | 2016-06-20 | 1 | -7/+0 |
| * | locking/atomic, arch/arc: Fix build | Peter Zijlstra | 2016-06-20 | 1 | -8/+0 |
| * | locking/atomic, arch/mips: Convert to _relaxed atomics | Peter Zijlstra | 2016-06-16 | 1 | -20/+22 |
| * | locking/atomic, arch/alpha: Convert to _relaxed atomics | Peter Zijlstra | 2016-06-16 | 1 | -12/+24 |
| * | locking/atomic: Remove linux/atomic.h:atomic_fetch_or() | Peter Zijlstra | 2016-06-16 | 21 | -41/+0 |
| * | locking/atomic, arch/xtensa: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -4/+50 |
| * | locking/atomic, arch/x86: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 3 | -9/+88 |
| * | locking/atomic, arch/tile: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 6 | -94/+159 |
| * | locking/atomic, arch/sparc: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 6 | -34/+105 |
| * | locking/atomic, arch/sh: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 4 | -12/+87 |
| * | locking/atomic, arch/s390: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -10/+32 |
| * | locking/atomic, arch/powerpc: Implement atomic{,64}_fetch_{add,sub,and,or,xor... | Peter Zijlstra | 2016-06-16 | 1 | -9/+74 |
| * | locking/atomic, arch/parisc: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -8/+57 |
| * | locking/atomic, arch/mn10300: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -4/+31 |
| * | locking/atomic, arch/mips: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -9/+129 |
| * | locking/atomic, arch/metag: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 3 | -8/+63 |
| * | locking/atomic, arch/m68k: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -4/+49 |
| * | locking/atomic, arch/m32r: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -4/+34 |
| * | locking/atomic, arch/ia64: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -16/+114 |
| * | locking/atomic, arch/hexagon: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -5/+28 |
| * | locking/atomic, arch/h8300: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -6/+25 |
| * | locking/atomic, arch/frv: Implement atomic{,64}_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 2 | -20/+14 |
| * | locking/atomic, arch/blackfin: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 3 | -12/+40 |
| * | locking/atomic, arch/avr32: Implement atomic_fetch_{add,sub,and,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -5/+51 |
| * | locking/atomic, arch/arm64: Implement atomic{,64}_fetch_{add,sub,and,andnot,o... | Will Deacon | 2016-06-16 | 1 | -0/+172 |
| * | locking/atomic, arch/arm64: Generate LSE non-return cases using common macros | Will Deacon | 2016-06-16 | 1 | -90/+32 |
| * | locking/atomic, arch/arm64: Implement atomic{,64}_fetch_{add,sub,and,andnot,o... | Peter Zijlstra | 2016-06-16 | 2 | -24/+148 |
| * | locking/atomic, arch/arm: Implement atomic{,64}_fetch_{add,sub,and,andnot,or,... | Peter Zijlstra | 2016-06-16 | 1 | -10/+98 |
| * | locking/atomic, arch/arc: Implement atomic_fetch_{add,sub,and,andnot,or,xor}() | Peter Zijlstra | 2016-06-16 | 1 | -9/+94 |
| * | locking/atomic, arch/alpha: Implement atomic{,64}_fetch_{add,sub,and,andnot,o... | Peter Zijlstra | 2016-06-16 | 1 | -9/+56 |
* | | locking/barriers, arch/arm64: Implement LDXR+WFE based smp_cond_load_acquire() | Will Deacon | 2016-07-07 | 2 | -0/+64 |
|/ |
|
* | locking/spinlock, arch: Update and fix spin_unlock_wait() implementations | Peter Zijlstra | 2016-06-14 | 18 | -28/+137 |
* | locking/barriers, tile: Provide TILE specific smp_acquire__after_ctrl_dep() | Peter Zijlstra | 2016-06-14 | 1 | -0/+7 |
* | Merge branch 'linus' into locking/core, to pick up fixes before merging new c... | Ingo Molnar | 2016-06-14 | 82 | -599/+377 |
|\ |
|
| * | Merge tag 'powerpc-4.7-3Michael Ellerman:' of git://git.kernel.org/pub/scm/li... | Linus Torvalds | 2016-06-10 | 6 | -11/+15 |
| |\ |
|
| | * | powerpc/nohash: Fix build break with 64K pages | Michael Ellerman | 2016-06-10 | 1 | -1/+1 |
| | * | powerpc/mm/hash: Compute the segment size correctly for ISA 3.0 | Aneesh Kumar K.V | 2016-06-08 | 1 | -1/+5 |
| | * | powerpc/mm/radix: Fix always false comparison against MMU_NO_CONTEXT | Aneesh Kumar K.V | 2016-06-08 | 1 | -4/+4 |
| | * | powerpc/pseries: Fix IBM_ARCH_VEC_NRCORES_OFFSET since POWER8NVL was added | Michael Ellerman | 2016-06-08 | 1 | -1/+1 |
| | * | powerpc/pseries: Fix PCI config address for DDW | Gavin Shan | 2016-06-06 | 1 | -2/+2 |
| | * | powerpc/ptrace: Fix out of bounds array access warning | Khem Raj | 2016-06-06 | 1 | -2/+2 |
| * | | Merge tag 'arm64-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/arm6... | Linus Torvalds | 2016-06-10 | 1 | -1/+1 |
| |\ \ |
|
| | * | | arm64: mm: always take dirty state from new pte in ptep_set_access_flags | Will Deacon | 2016-06-08 | 1 | -1/+1 |
| * | | | Merge branch 'x86-urgent-for-linus' of git://git.kernel.org/pub/scm/linux/ker... | Linus Torvalds | 2016-06-10 | 6 | -15/+86 |
| |\ \ \ |
|
| | * | | | x86/ioapic: Fix incorrect pointers in ioapic_setup_resources() | Rui Wang | 2016-06-10 | 1 | -1/+1 |
| | * | | | x86/entry/traps: Don't force in_interrupt() to return true in IST handlers | Andy Lutomirski | 2016-06-10 | 1 | -10/+10 |
| | * | | | x86/cpu/AMD: Extend X86_FEATURE_TOPOEXT workaround to newer models | Borislav Petkov | 2016-06-08 | 1 | -2/+2 |
| | * | | | x86/cpu/intel: Introduce macros for Intel family numbers | Dave Hansen | 2016-06-08 | 1 | -0/+68 |