linux - linux

	Commit message (Expand)	Author	Age	Files	Lines
*	drm/i915: fix hsw uncached pte	Daniel Vetter	2012-08-17	1	-0/+1
*	drm/i915: add more Haswell PCI IDs	Paulo Zanoni	2012-08-07	1	-5/+34
*	Merge tag 'v3.5-rc4' into drm-intel-next-queued	Daniel Vetter	2012-06-25	1	-0/+1
\|\
\| *	char/agp: add another Ironlake host bridge	Eugeni Dodonov	2012-06-06	1	-0/+1
* \|	drm/i915 + agp/intel-gtt: prep work for direct setup	Daniel Vetter	2012-06-12	1	-3/+0
\|/
*	Merge branch 'drm-intel-next' of git://people.freedesktop.org/~danvet/drm-int...	Dave Airlie	2012-04-12	1	-0/+14
\|\
\| *	drm/i915: add Haswell devices and their PCI IDs	Eugeni Dodonov	2012-04-09	1	-0/+11
\| *	agp/intel: add ValleyView AGP driver	Jesse Barnes	2012-03-29	1	-0/+3
* \|	drm/i915: add Ivy Bridge GT2 Server entries	Eugeni Dodonov	2012-04-02	1	-0/+1
\|/
*	agp/intel: Fix typo in G4x_GMCH_SIZE_VT_2M	Chris Wilson	2011-07-13	1	-3/+4
*	agp/intel: add Ivy Bridge support	Jesse Barnes	2011-05-14	1	-0/+8
*	agp/intel: Experiment with a 855GM GWB bit	Chris Wilson	2011-02-22	1	-0/+1
*	agp/intel: Flush the chipset write buffers when changing GTT base	Chris Wilson	2011-01-11	1	-0/+2
*	intel-gtt: maximize ggtt size on platforms that support this	Daniel Vetter	2010-10-28	1	-3/+11
*	Merge branch 'drm-intel-fixes' into HEAD	Chris Wilson	2010-09-21	1	-0/+2
\|\
\| *	drm/i915,agp/intel: Add second set of PCI-IDs for B43	Chris Wilson	2010-09-17	1	-0/+2
* \|	intel-gtt: introduce intel_gtt_driver	Daniel Vetter	2010-09-08	1	-40/+0
* \|	agp/intel: make intel-gtt.c into a real source file	Daniel Vetter	2010-09-08	1	-0/+3
\|/
*	intel_agp,i915: Add more sandybridge graphics device ids	Zhenyu Wang	2010-09-07	1	-6/+12
*	agp/intel: use #ifdef idiom for intel-agp.h	Zhenyu Wang	2010-09-07	1	-0/+4
*	drm/i915,intel_agp: Add support for Sandybridge D0	Zhenyu Wang	2010-08-22	1	-0/+1
*	agp/intel: Add actual definitions of the Sandybridge PTE caching bits.	Zhenyu Wang	2010-08-02	1	-0/+6
*	agp/intel: introduce intel-agp.h header file	Daniel Vetter	2010-04-19	1	-0/+239