summaryrefslogtreecommitdiffstats
path: root/drivers/clk/at91 (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2019-09-212-5/+9
|\
| * clk: at91: allow 24 Mhz clock as input for PLLEugen Hristev2019-09-181-1/+1
| * clk: at91: select parent if main oscillator or bypass is enabledEugen Hristev2019-09-161-3/+7
| * clk: at91: fix update bit maps on CFG_MOR writeEugen Hristev2019-09-161-1/+1
* | clk: at91: generated: Truncate divisor to GENERATED_MAX_DIV + 1Codrin Ciubotariu2019-07-221-0/+2
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2019-07-171-67/+214
|\
| * clk: at91: sckc: use dedicated functions to unregister clockClaudiu Beznea2019-06-271-2/+2
| * clk: at91: sckc: improve error path for sama5d4 sck registrationClaudiu Beznea2019-06-271-15/+28
| * clk: at91: sckc: remove unnecessary lineClaudiu Beznea2019-06-271-1/+0
| * clk: at91: sckc: improve error path for sam9x5 sck registerClaudiu Beznea2019-06-271-18/+32
| * clk: at91: sckc: add support to free slow clock osclillatorClaudiu Beznea2019-06-271-0/+8
| * clk: at91: sckc: add support to free slow rc oscillatorClaudiu Beznea2019-06-271-0/+8
| * clk: at91: sckc: add support to free slow oscillatorClaudiu Beznea2019-06-271-0/+8
| * clk: at91: sckc: add support for SAM9X60Claudiu Beznea2019-06-261-0/+74
| * clk: at91: sckc: add support to specify registers bit offsetsClaudiu Beznea2019-06-261-32/+61
| * clk: at91: sckc: sama5d4 has no bypass supportClaudiu Beznea2019-06-261-6/+0
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner2019-05-3017-101/+17
|/
*-. Merge branches 'clk-stm32f4', 'clk-tegra', 'clk-at91', 'clk-sifive-fu540' and...Stephen Boyd2019-05-0715-154/+840
|\ \
| | * clk: at91: Mark struct clk_range as constStephen Boyd2019-04-257-14/+14
| | * clk: at91: add sam9x60 pmc driverAlexandre Belloni2019-04-252-0/+308
| | * clk: at91: add sam9x60 PLL driverAlexandre Belloni2019-04-253-0/+337
| | * clk: at91: master: Add sam9x60 supportAlexandre Belloni2019-04-252-3/+6
| | * clk: at91: usb: Add sam9x60 supportAlexandre Belloni2019-04-252-6/+30
| | * clk: at91: allow configuring generated PCR layoutAlexandre Belloni2019-04-254-24/+29
| | * clk: at91: allow configuring peripheral PCR layoutAlexandre Belloni2019-04-256-22/+71
| | * clk: at91: sckc: handle different RC startup timeAlexandre Belloni2019-04-251-2/+15
| | * clk: at91: modernize sckc bindingAlexandre Belloni2019-04-251-89/+36
| |/
* / clk: at91: fix programmable clock for sama5d2Matthias Wieloch2019-03-183-15/+54
|/
* Merge branch 'clk-at91' into clk-nextStephen Boyd2019-03-083-5/+10
|\
| * clk: at91: programmable: remove unneeded register readNicolas Ferre2019-02-251-3/+0
| * clk: at91: optimize clk_round_rate() for AUDIO_PLLMichał Mirosław2019-02-221-1/+8
| * clk: at91: enable AUDIOPLL as source for PCKx on SAMA5D2Michał Mirosław2019-01-091-1/+2
* | clk: at91: fix masterck nameAlexandre Belloni2019-02-203-4/+4
* | clk: at91: fix at91sam9x5 peripheral clock numberAlexandre Belloni2019-02-201-2/+1
|/
*-. Merge branches 'clk-actions-reset', 'clk-imx7-init-critical', 'clk-mmp2-ids' ...Stephen Boyd2018-10-1924-990/+2870
|\ \
| | * clk: at91: move DT compatibility code to its own fileAlexandre Belloni2018-10-1717-944/+962
| | * clk: at91: add at91sam9rl PMC driverAlexandre Belloni2018-10-172-1/+172
| | * clk: at91: add at91sam9x5 PMCs driverAlexandre Belloni2018-10-172-1/+310
| | * clk: at91: add at91sam9260 PMC driverAlexandre Belloni2018-10-172-0/+495
| | * clk: at91: add sama5d2 PMC driverAlexandre Belloni2018-10-172-0/+337
| | * clk: at91: add sama5d4 pmc driverAlexandre Belloni2018-10-172-0/+265
| | * clk: at91: add new DT lookup functionAlexandre Belloni2018-10-171-0/+34
| | * clk: at91: add pmc_data struct and helpersAlexandre Belloni2018-10-172-0/+61
| | * clk: at91: allow clock registration from C codeAlexandre Belloni2018-10-1714-59/+172
| | * clk: at91: generated: set audio_pll_allowed in at91_clk_register_generated()Alexandre Belloni2018-10-171-17/+10
| | * clk: at91: audio-pll: separate registration from DT parsingAlexandre Belloni2018-10-171-38/+111
| | * clk: at91: h32mx: separate registration from DT parsingAlexandre Belloni2018-10-171-13/+27
| | * clk: at91: generated: SSCs don't have a gclkAlexandre Belloni2018-10-171-4/+1
| | * clk: at91: audio-pll: fix audio pmc typeAlexandre Belloni2018-10-171-1/+1
| |/
* / clk: at91: Fix division by zero in PLL recalc_rate()Ronald Wahl2018-10-161-0/+3
|/
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 11:46:51 +0100