Commit message (Expand) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | clk: hi3798cv200: correct parent mux clock for 'clk_sdio0_ciu' | Shawn Guo | 2017-11-14 | 1 | -1/+11 |
* | clk: hisilicon: add usb2 clocks for hi3798cv200 SoC | Jiancheng Xue | 2017-06-21 | 1 | -0/+21 |
* | clk: hisilicon: add CRG driver for Hi3798CV200 SoC | Jiancheng Xue | 2016-11-12 | 1 | -0/+337 |