| Commit message (Expand) | Author | Age | Files | Lines |
* | treewide: replace '---help---' in Kconfig files with 'help' | Masahiro Yamada | 2020-06-13 | 1 | -32/+32 |
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2020-06-10 | 10 | -1/+1494 |
|\ |
|
| * | clk: mediatek: Remove ifr{0,1}_cfg_regs structures | Stephen Boyd | 2020-06-09 | 1 | -30/+0 |
| * | clk: mediatek: assign the initial value to clk_init_data of mtk_mux | Weiyi Lu | 2020-05-29 | 1 | -1/+1 |
| * | clk: mediatek: Add MT6765 clock support | Owen Chen | 2020-05-29 | 9 | -0/+1523 |
* | | clk/soc: mediatek: mt6779: Bind clock driver from platform device | Matthias Brugger | 2020-05-20 | 1 | -7/+2 |
* | | clk/soc: mediatek: mt6797: Bind clock driver from platform device | Matthias Brugger | 2020-05-20 | 1 | -7/+2 |
* | | clk/soc: mediatek: mt8183: Bind clock driver from platform device | Matthias Brugger | 2020-05-20 | 1 | -7/+2 |
* | | clk / soc: mediatek: Bind clock and gpu driver for mt2701 | Enric Balletbo i Serra | 2020-05-20 | 1 | -7/+2 |
* | | clk / soc: mediatek: Bind clock and gpu driver for mt2712 | Enric Balletbo i Serra | 2020-05-20 | 1 | -7/+2 |
* | | clk / soc: mediatek: Move mt8173 MMSYS to platform driver | Matthias Brugger | 2020-04-13 | 4 | -104/+154 |
|/ |
|
* | clk: Fix Kconfig indentation | Krzysztof Kozlowski | 2020-01-05 | 1 | -22/+22 |
* | clk: mediatek: mt6797: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -2/+1 |
* | clk: mediatek: mt7629: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -4/+2 |
* | clk: mediatek: mt7622: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -4/+2 |
* | clk: mediatek: mt8183: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -4/+2 |
* | clk: mediatek: mt6779: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -2/+1 |
* | clk: mediatek: mt2712: use devm_platform_ioremap_resource() to simplify code | YueHaibing | 2019-10-17 | 1 | -4/+2 |
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2019-09-21 | 18 | -11/+2102 |
|\ |
|
| * | clk: mediatek: Runtime PM support for MT8183 mcucfg clock provider | Weiyi Lu | 2019-09-17 | 1 | -2/+5 |
| * | clk: mediatek: Register clock gate with device | Weiyi Lu | 2019-09-17 | 4 | -6/+23 |
| * | clk: mediatek: add pericfg clocks for MT8183 | Chunfeng Yun | 2019-09-17 | 1 | -0/+30 |
| * | clk: mediatek: Add MT6779 clock support | mtk01761 | 2019-09-09 | 11 | -0/+1974 |
| * | clk: reset: Modify reset-controller driver | yong.liang | 2019-08-08 | 3 | -4/+71 |
* | | clk: mediatek: mt8183: Register 13MHz clock earlier for clocksource | Weiyi Lu | 2019-07-22 | 1 | -12/+34 |
|/ |
|
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl... | Linus Torvalds | 2019-07-17 | 5 | -24/+72 |
|\ |
|
| *-. | Merge branches 'clk-debugfs', 'clk-unused', 'clk-refactor' and 'clk-qoriq' in... | Stephen Boyd | 2019-07-12 | 1 | -5/+0 |
| |\ \ |
|
| | | * | clk: mediatek: mt8516: Remove unused variable | Philippe Mazenauer | 2019-06-07 | 1 | -5/+0 |
| | |/ |
|
| * | | clk: mediatek: Remove MT8183 unused clock | Erin Lo | 2019-06-07 | 1 | -19/+0 |
| * | | clk: mediatek: add audsys clock driver for MT8516 | Fabien Parent | 2019-06-07 | 3 | -0/+72 |
| |/ |
|
* | | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 174 | Thomas Gleixner | 2019-05-30 | 35 | -315/+35 |
* | | treewide: Add SPDX license identifier - Makefile/Kconfig | Thomas Gleixner | 2019-05-21 | 1 | -0/+1 |
|/ |
|
*-. | Merge branches 'clk-renesas', 'clk-qcom', 'clk-mtk', 'clk-milbeaut' and 'clk-... | Stephen Boyd | 2019-05-07 | 20 | -33/+3392 |
|\ \ |
|
| | * | clk: mediatek: add clock driver for MT8516 | Fabien Parent | 2019-04-25 | 3 | -0/+824 |
| | * | clk: mediatek: Allow changing PLL rate when it is off | James Liao | 2019-04-11 | 1 | -11/+2 |
| | * | clk: mediatek: Add MT8183 clock support | Weiyi Lu | 2019-04-11 | 15 | -0/+2196 |
| | * | clk: mediatek: Add configurable pcw_chg_reg to mtk_pll_data | Weiyi Lu | 2019-04-11 | 2 | -6/+12 |
| | * | clk: mediatek: Add configurable pcwibits and fmin to mtk_pll_data | Owen Chen | 2019-04-11 | 2 | -4/+13 |
| | * | clk: mediatek: Add new clkmux register API | Owen Chen | 2019-04-11 | 3 | -1/+314 |
| | * | clk: mediatek: Disable tuner_en before change PLL rate | Owen Chen | 2019-04-11 | 1 | -14/+34 |
| |/ |
|
* / | clk: mediatek: fix clk-gate flag setting | Weiyi Lu | 2019-04-12 | 1 | -2/+1 |
|/ |
|
*-. | Merge branches 'clk-typo', 'clk-json-schema', 'clk-mtk-2712-eco' and 'clk-roc... | Stephen Boyd | 2019-03-08 | 1 | -2/+6 |
|\ \ |
|
| | * | clk: mediatek: update clock driver of MT2712 | Weiyi Lu | 2019-02-05 | 1 | -2/+6 |
| |/ |
|
| | | |
| \ | |
| \ | |
| \ | |
| \ | |
| \ | |
*-----. \ | Merge branches 'clk-ingenic', 'clk-mtk-mux', 'clk-qcom-sdm845-pcie', 'clk-mtk... | Stephen Boyd | 2019-03-08 | 7 | -41/+75 |
|\ \ \ \ \
| | |_|_|/
| |/| | | |
|
| | | | * | clk: mediatek: correct cpu clock name for MT8173 SoC | Seiya Wang | 2019-02-26 | 1 | -2/+2 |
| | |_|/
| |/| | |
|
| | | * | clk: mediatek: Mark bus and DRAM related clocks as critical | Jasper Mattsson | 2019-02-26 | 1 | -25/+43 |
| | | * | clk: mediatek: Add flags to mtk_gate | Jasper Mattsson | 2019-02-26 | 4 | -3/+7 |
| | | * | clk: mediatek: Add MUX_FLAGS macro | Jasper Mattsson | 2019-02-26 | 1 | -2/+6 |
| | |/
| |/| |
|
| | * | clk: mediatek: using CLK_MUX_ROUND_CLOSEST for the clock of dpi1_sel | chunhui dai | 2019-02-25 | 1 | -2/+2 |
| | * | clk: mediatek: add MUX_GATE_FLAGS_2 | chunhui dai | 2019-02-25 | 2 | -7/+15 |
| |/ |
|