summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: mediatek: mt8183: Add back SSPM related clocksChen-Yu Tsai2023-07-191-0/+27
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2023-06-29165-363/+395
|\
| *-. Merge branches 'clk-renesas', 'clk-determine-rate', 'clk-allwinner', 'clk-sam...Stephen Boyd2023-06-261-0/+1
| |\ \
| | | * clk: mediatek: cpumux: Add a determine_rate hookMaxime Ripard2023-06-091-0/+1
| | |/
| | |
| | \
| *-. \ Merge branches 'clk-platform', 'clk-i2c', 'clk-mediatek', 'clk-i2cid' and 'cl...Stephen Boyd2023-06-2616-139/+204
| |\ \ \ | | | |/ | | |/|
| | | * clk: mediatek: clk-mt8173-apmixedsys: Fix iomap not released issueAngeloGioacchino Del Regno2023-06-161-1/+4
| | | * clk: mediatek: clk-mt8173-apmixedsys: Fix return value for of_iomap() errorAngeloGioacchino Del Regno2023-06-161-1/+1
| | | * clk: mediatek: clk-mtk: Grab iomem pointer for divider clocksAngeloGioacchino Del Regno2023-06-161-3/+3
| | | * clk: mediatek: fix of_iomap memory leakBosi Zhang2023-06-131-2/+5
| | | * clk: mediatek: reset: add infra_ao reset support for MT8188Runyang Chen2023-06-131-0/+24
| | | * clk: mediatek: Remove CLK_SET_PARENT from all MSDC core clocksAngeloGioacchino Del Regno2023-06-1311-92/+93
| | | * clk: mediatek: mux: Stop forcing CLK_SET_RATE_PARENT flagAngeloGioacchino Del Regno2023-06-139-40/+62
| | | * clk: mediatek: Enable all MT8192 clocks by defaultChen-Yu Tsai2023-05-101-0/+12
| | |/
| * | clk: mediatek: Convert all remaining drivers to platform_driver's .remove_new()Uwe Kleine-König2023-05-1016-64/+32
| * | clk: mediatek: Make mtk_clk_pdev_remove() return voidUwe Kleine-König2023-05-1021-23/+21
| * | clk: mediatek: Make mtk_clk_simple_remove() return voidUwe Kleine-König2023-05-10126-139/+139
| |/
* | clk: mediatek: mt8365: Fix inverted topclk operationsMarkus Schneider-Pargmann2023-06-131-3/+3
* | clk: mediatek: mt8365: Fix index issueAlexandre Mergnat2023-06-121-0/+12
|/
*-. Merge branches 'clk-mediatek', 'clk-sunplus', 'clk-loongson' and 'clk-socfpga...Stephen Boyd2023-04-25178-4565/+6842
|\ \
| * | clk: mediatek: fhctl: Mark local variables staticTom Rix2023-04-111-2/+2
| * | clk: mediatek: Use right match table, include mod_devicetableStephen Boyd2023-04-046-10/+22
| * | clk: mediatek: Add MT8188 adsp clock supportGarmin.Chang2023-03-313-0/+56
| * | clk: mediatek: Add MT8188 imp i2c wrapper clock supportGarmin.Chang2023-03-313-0/+88
| * | clk: mediatek: Add MT8188 wpesys clock supportGarmin.Chang2023-03-313-0/+111
| * | clk: mediatek: Add MT8188 vppsys1 clock supportGarmin.Chang2023-03-312-1/+110
| * | clk: mediatek: Add MT8188 vppsys0 clock supportGarmin.Chang2023-03-313-0/+122
| * | clk: mediatek: Add MT8188 vencsys clock supportGarmin.Chang2023-03-313-0/+62
| * | clk: mediatek: Add MT8188 vdosys1 clock supportGarmin.Chang2023-03-312-1/+153
| * | clk: mediatek: Add MT8188 vdosys0 clock supportGarmin.Chang2023-03-313-0/+113
| * | clk: mediatek: Add MT8188 vdecsys clock supportGarmin.Chang2023-03-313-0/+100
| * | clk: mediatek: Add MT8188 mfgcfg clock supportGarmin.Chang2023-03-313-0/+57
| * | clk: mediatek: Add MT8188 ipesys clock supportGarmin.Chang2023-03-313-0/+60
| * | clk: mediatek: Add MT8188 imgsys clock supportGarmin.Chang2023-03-313-0/+120
| * | clk: mediatek: Add MT8188 ccusys clock supportGarmin.Chang2023-03-312-1/+51
| * | clk: mediatek: Add MT8188 camsys clock supportGarmin.Chang2023-03-313-0/+128
| * | clk: mediatek: Add MT8188 infrastructure clock supportGarmin.Chang2023-03-312-1/+200
| * | clk: mediatek: Add MT8188 peripheral clock supportGarmin.Chang2023-03-312-1/+61
| * | clk: mediatek: Add MT8188 topckgen clock supportGarmin.Chang2023-03-312-1/+1351
| * | clk: mediatek: Add MT8188 apmixedsys clock supportGarmin.Chang2023-03-313-0/+167
| * | clk: mediatek: mt81xx: Ensure fhctl code is availableArnd Bergmann2023-03-201-0/+3
| * | clk: mediatek: Ensure fhctl code is available for COMMON_CLK_MT6795Stephen Boyd2023-03-171-0/+1
| * | clk: mediatek: mt8135: Convert to simple probe and enable module buildAngeloGioacchino Del Regno2023-03-132-102/+76
| * | clk: mediatek: mt8135: Join root_clk_alias and top_divs arraysAngeloGioacchino Del Regno2023-03-131-6/+1
| * | clk: mediatek: mt8135-apmixedsys: Convert to platform_driver and moduleAngeloGioacchino Del Regno2023-03-131-5/+48
| * | clk: mediatek: mt8135: Properly use CLK_IS_CRITICAL flagAngeloGioacchino Del Regno2023-03-131-6/+8
| * | clk: mediatek: mt8135: Move apmixedsys to its own fileAngeloGioacchino Del Regno2023-03-133-47/+63
| * | clk: mediatek: Add MODULE_DEVICE_TABLE() where appropriateAngeloGioacchino Del Regno2023-03-13148-1/+150
| * | clk: mediatek: Kconfig: Allow module build for core mt8192 clocksAngeloGioacchino Del Regno2023-03-131-1/+1
| * | clk: mediatek: mt8192: Move apmixedsys clock driver to its own fileAngeloGioacchino Del Regno2023-03-133-218/+219
| * | clk: mediatek: Split configuration options for MT8186 clock driversAngeloGioacchino Del Regno2023-03-132-6/+91
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 09:06:45 +0100