summaryrefslogtreecommitdiffstats
path: root/drivers/clk/mediatek (follow)
Commit message (Expand)AuthorAgeFilesLines
*-. Merge branches 'clk-mediatek', 'clk-trace', 'clk-qcom' and 'clk-microchip' in...Stephen Boyd2022-12-1219-386/+1082
|\ \
| * | clk: mediatek: fix dependency of MT7986 ADC clocksDaniel Golle2022-11-291-1/+1
| * | clk: mediatek: Change PLL register API for MT8186Johnson Wang2022-11-292-3/+64
| * | clk: mediatek: Add new clock driver to handle FHCTL hardwareJohnson Wang2022-11-296-0/+635
| * | clk: mediatek: Export PLL operations symbolsJohnson Wang2022-11-292-50/+89
| * | clk: mediatek: mt8186-topckgen: Add GPU clock mux notifierAngeloGioacchino Del Regno2022-11-291-0/+27
| * | clk: mediatek: mt8186-mfg: Propagate rate changes to parentAngeloGioacchino Del Regno2022-11-291-2/+3
| * | clk: mediatek: mt8195-topckgen: Drop flags for main/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-39/+39
| * | clk: mediatek: mt8192: Drop flags for main/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-38/+38
| * | clk: mediatek: mt6795-topckgen: Drop flags for main/sys/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-38/+38
| * | clk: mediatek: mt8173: Drop flags for main/sys/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-38/+38
| * | clk: mediatek: mt8183: Drop flags for sys/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-38/+38
| * | clk: mediatek: mt8183: Compress top_divs array entriesAngeloGioacchino Del Regno2022-11-291-144/+72
| * | clk: mediatek: mt8186-topckgen: Drop flags for main/univpll fixed factorsAngeloGioacchino Del Regno2022-11-291-31/+31
| * | clk: mediatek: clk-mtk: Allow specifying flags on mtk_fixed_factor clocksAngeloGioacchino Del Regno2022-11-292-2/+7
| |/
* / clk: mediatek: clk-mt8195-topckgen: Fix error return code in clk_mt8195_topck...Yang Yingliang2022-10-171-1/+3
|/
* Merge branch 'clk-rate-range' into clk-nextStephen Boyd2022-10-141-0/+10
|\
| * clk: mediatek: clk-mux: Add .determine_rate() callbackAngeloGioacchino Del Regno2022-10-141-0/+10
* | clk: mediatek: add driver for MT8365 SoCFabien Parent2022-10-019-0/+1614
* | clk: mediatek: Export required common code symbolsMarkus Schneider-Pargmann2022-10-011-0/+2
* | clk: mediatek: Provide mtk_devm_alloc_clk_dataMarkus Schneider-Pargmann2022-10-012-5/+30
* | clk: mediatek: mt8192: deduplicate parent clock listsChen-Yu Tsai2022-09-291-181/+25
* | clk: mediatek: Migrate remaining clk_unregister_*() to clk_hw_unregister_*()Chen-Yu Tsai2022-09-291-5/+5
* | clk: mediatek: fix unregister function in mtk_clk_register_dividers cleanupChen-Yu Tsai2022-09-291-1/+1
* | clk: mediatek: clk-mt8192: Add clock mux notifier for mfg_pll_selAngeloGioacchino Del Regno2022-09-291-0/+28
* | clk: mediatek: clk-mt8192-mfg: Propagate rate changes to parentAngeloGioacchino Del Regno2022-09-291-2/+4
* | clk: mediatek: clk-mt8195-topckgen: Drop univplls from mfg mux parentsAngeloGioacchino Del Regno2022-09-291-3/+6
* | clk: mediatek: clk-mt8195-topckgen: Add GPU clock mux notifierAngeloGioacchino Del Regno2022-09-291-0/+20
* | clk: mediatek: clk-mt8195-topckgen: Register mfg_ck_fast_ref as generic muxAngeloGioacchino Del Regno2022-09-291-12/+7
* | clk: mediatek: clk-mt8195-mfg: Reparent mfg_bg3d and propagate rate changesAngeloGioacchino Del Regno2022-09-291-2/+4
* | clk: mediatek: mt8183: Add clk mux notifier for MFG muxChen-Yu Tsai2022-09-291-0/+28
* | clk: mediatek: mux: add clk notifier functionsChen-Yu Tsai2022-09-292-0/+53
* | clk: mediatek: mt8183: mfgcfg: Propagate rate changes to parentChen-Yu Tsai2022-09-291-3/+3
* | clk: mediatek: Use mtk_clk_register_gates_with_dev in simple probeYassine Oudjana2022-09-261-1/+2
* | clk: mediatek: gate: Export mtk_clk_register_gates_with_devYassine Oudjana2022-09-261-0/+1
* | clk: mediatek: add VDOSYS1 clockPablo Sun2022-09-261-0/+11
* | clk: mediatek: mt8192: add mtk_clk_simple_removeMiles Chen2022-09-2610-0/+10
* | clk: mediatek: mt8183: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-269-137/+108
* | clk: mediatek: mt6797: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-263-69/+39
* | clk: mediatek: mt6779: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-267-111/+90
* | clk: mediatek: mt6765: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-266-129/+72
* | clk: mediatek: mt2712: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-266-132/+72
* | clk: mediatek: mt2701: use mtk_clk_simple_probe to simplify driverMiles Chen2022-09-263-69/+39
* | clk: mediatek: Add MediaTek Helio X10 MT6795 clock driversAngeloGioacchino Del Regno2022-09-2610-0/+1408
* | clk: mediatek: clk-apmixed: Add helper function to unregister ref2usb_txAngeloGioacchino Del Regno2022-09-262-0/+10
* | clk: mediatek: Export required symbols to compile clk drivers as moduleAngeloGioacchino Del Regno2022-09-264-0/+6
* | clk: mediatek: clk-apmixed: Remove unneeded __init annotationAngeloGioacchino Del Regno2022-09-261-1/+1
* | clk: mediatek: mt8195: Add reset idx for USB/PCIe T-PHYAngeloGioacchino Del Regno2022-09-011-0/+1
* | clk: mediatek: mt8195-infra_ao: Set pwrmcu clocks as criticalAngeloGioacchino Del Regno2022-09-011-3/+10
* | clk: mediatek: mt8195: Add reset idx for PCIe0 and PCIe1AngeloGioacchino Del Regno2022-09-011-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 20:36:53 +0100