| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | clk: meson: add fdiv clock gates | Jerome Brunet | 2018-03-13 | 1 | -1/+6 |
| * | clk: meson: add mpll pre-divider | Jerome Brunet | 2018-03-13 | 1 | -1/+2 |
| * | clk: meson: axg: add hifi pll clock | Jerome Brunet | 2018-03-13 | 1 | -1/+1 |
| * | clk: meson: split divider and gate part of mpll | Jerome Brunet | 2018-03-13 | 1 | -1/+5 |
| * | clk: meson-axg: add clock controller drivers | Qiufang Dai | 2017-12-14 | 1 | -0/+126 |
 |
index : linux | |
| linux | Fast-forward packages |
| summaryrefslogtreecommitdiffstats |