summaryrefslogtreecommitdiffstats
path: root/drivers/clk/meson (follow)
Commit message (Expand)AuthorAgeFilesLines
...
| | * | clk: meson-g12a: add PCIE PLL clocksNeil Armstrong2019-04-012-1/+122
| | * | clk: meson-pll: add reduced specific clk_ops for G12A PCIe PLLNeil Armstrong2019-04-012-0/+27
| | * | clk: meson: g12a: add cpu clocksNeil Armstrong2019-04-012-1/+371
| | * | dt-bindings: clock: g12a-aoclk: expose CLKID_AO_CTS_OSCINNeil Armstrong2019-04-011-1/+0
| | * | dt-bindings: clock: axg-audio: unexpose controller inputsJerome Brunet2019-04-011-0/+20
| | * | clk: g12a-aoclk: re-export CLKID_AO_SAR_ADC_SEL clock idNeil Armstrong2019-03-191-1/+0
| | |/
* | | clk: meson: vid-pll-div: remove warning and return 0 on invalid configNeil Armstrong2019-03-291-2/+2
* | | clk: meson: pll: fix rounding and setting a rate that matches preciselyMartin Blumenstingl2019-03-251-1/+1
* | | clk: meson-g12a: fix VPU clock parentsNeil Armstrong2019-03-191-1/+1
* | | clk: meson: g12a: fix VPU clock muxes maskMaxime Jourdan2019-03-191-2/+2
* | | clk: meson-gxbb: round the vdec dividers to closestMaxime Jourdan2019-03-191-0/+2
| |/ |/|
* | clk: meson: meson8b: fix the naming of the APB clocksMartin Blumenstingl2019-02-132-14/+14
* | clk: meson: Add G12A AO Clock + Reset ControllerNeil Armstrong2019-02-134-1/+491
* | clk: meson: factorise meson64 peripheral clock controller driversJerome Brunet2019-02-047-176/+313
* | clk: meson: g12a: add peripheral clock controllerJian Hu2019-02-045-2/+2594
* | clk: meson: pll: update driver for the g12aJerome Brunet2019-02-042-59/+154
* | clk: meson: rework and clean drivers dependenciesJerome Brunet2019-02-0229-281/+465
* | clk: meson: axg-audio does not require sysconJerome Brunet2019-02-021-1/+1
* | clk: meson: ao-clkc: claim clock controller input clocks from DTJerome Brunet2019-01-184-14/+82
* | clk: meson: axg: claim clock controller input clock from DTJerome Brunet2019-01-181-8/+19
* | clk: meson: gxbb: claim clock controller input clock from DTJerome Brunet2019-01-181-13/+24
* | clk: meson: meson8b: add the GPU clock treeMartin Blumenstingl2019-01-072-1/+154
* | clk: meson: meson8b: use a separate clock table for Meson8Martin Blumenstingl2019-01-071-6/+197
* | clk: meson: axg-ao: add 32k generation subtreeJerome Brunet2019-01-072-25/+163
* | clk: meson: gxbb-ao: replace cec-32k with the dual dividerJerome Brunet2019-01-074-262/+204
* | clk: meson: add dual divider clock driverJerome Brunet2019-01-073-1/+150
* | clk: meson: clean-up clock registrationJerome Brunet2019-01-071-5/+10
|/
* Merge branch 'clk-fixes' into clk-nextStephen Boyd2018-12-142-0/+25
|\
| * clk: meson: axg: mark fdiv2 and fdiv3 as criticalJerome Brunet2018-11-081-0/+13
| * clk: meson-gxbb: set fclk_div3 as CLK_IS_CRITICALChristian Hewitt2018-11-081-0/+12
* | Merge tag 'meson-clk-4.21-2' of https://github.com/BayLibre/clk-meson into cl...Stephen Boyd2018-12-137-71/+870
|\ \
| * | clk: meson: axg-audio: use the clk input helper functionJerome Brunet2018-12-111-59/+24
| * | clk: meson: add clk-input helper functionJerome Brunet2018-12-053-0/+50
| * | clk: meson: meson8b: add the read-only video clock treesMartin Blumenstingl2018-12-032-10/+782
| * | clk: meson: meson8b: add the fractional divider for vid_pll_dcoMartin Blumenstingl2018-12-032-0/+6
| * | clk: meson: meson8b: fix the offset of vid_pll_dco's N valueMartin Blumenstingl2018-12-031-1/+1
| * | clk: meson: Fix GXL HDMI PLL fractional bits widthNeil Armstrong2018-11-271-1/+7
* | | clk: meson: Mark some things staticStephen Boyd2018-12-032-6/+6
|/ /
* | clk: meson: meson8b: add the CPU clock post divider clocksMartin Blumenstingl2018-11-232-1/+256
* | clk: meson: meson8b: rename cpu_div2/cpu_div3 to cpu_in_div2/cpu_in_div3Martin Blumenstingl2018-11-232-12/+12
* | clk: meson: clk-regmap: add read-only gate opsMartin Blumenstingl2018-11-232-0/+6
* | clk: meson: meson8b: allow changing the CPU clock treeMartin Blumenstingl2018-11-231-6/+6
* | clk: meson: meson8b: run from the XTAL when changing the CPU frequencyMartin Blumenstingl2018-11-231-0/+63
* | clk: meson: meson8b: add support for more M/N values in sys_pllMartin Blumenstingl2018-11-231-0/+5
* | clk: meson: meson8b: mark the CPU clock as CLK_IS_CRITICALMartin Blumenstingl2018-11-231-1/+2
* | clk: meson: meson8b: do not use cpu_div3 for cpu_scale_out_selMartin Blumenstingl2018-11-231-2/+9
* | clk: meson: clk-pll: check if the clock is already enabledMartin Blumenstingl2018-11-231-0/+19
* | clk: meson: meson8b: fix the width of the cpu_scale_div clockMartin Blumenstingl2018-11-231-1/+1
* | clk: meson: meson8b: fix incorrect divider mapping in cpu_scale_tableMartin Blumenstingl2018-11-231-7/+8
* | clk: meson: meson8b: use the HHI syscon if availableMartin Blumenstingl2018-11-231-9/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 22:40:22 +0100