linux - linux

	Commit message (Expand)	Author	Age	Files	Lines
*	soc: renesas: r9a06g032-sysctrl: Handle h2mode setting based on USBF presence	Herve Codina	2023-01-17	1	-0/+28
*	clk: renesas: r9a06g032: Repair grave increment error	Marek Vasut	2022-11-01	1	-2/+1
*	clk: renesas: r9a06g032: Fix UART clkgrp bitsel	Ralph Siemsen	2022-06-06	1	-4/+4
*	clk: renesas: r9a06g032: Drop some unused fields	Ralph Siemsen	2022-06-06	1	-13/+11
*	Merge tag 'dmaengine-5.19-rc1' of git://git.kernel.org/pub/scm/linux/kernel/g...	Linus Torvalds	2022-05-29	1	-1/+39
\|\
\| *	clk: renesas: r9a06g032: Probe possible children	Miquel Raynal	2022-05-19	1	-0/+5
\| *	clk: renesas: r9a06g032: Export function to set dmamux	Miquel Raynal	2022-05-19	1	-1/+34
* \|	clk: renesas: r9a06g032: Fix the RTC hclock description	Miquel Raynal	2022-04-28	1	-1/+1
\|/
*	clk: renesas: r9a06g032: Switch to .determine_rate()	Geert Uytterhoeven	2021-05-11	1	-12/+13
*	clk: renesas: Zero init clk_init_data	Geert Uytterhoeven	2021-03-30	1	-4/+4
*	clk: renesas: Couple of spelling fixes	Bhaskar Chowdhury	2021-03-24	1	-2/+2
*	clk: renesas: r9a06g032: Drop __packed for portability	Geert Uytterhoeven	2020-12-07	1	-1/+1
*	clk: renesas: r9a06g032: Fix some typo in comments	Christophe JAILLET	2020-04-14	1	-3/+3
*	clk: renesas: r9a06g032: Set GENPD_FLAG_ALWAYS_ON for clock domain	Geert Uytterhoeven	2019-08-23	1	-1/+2
*	clk: renesas: r9a06g032: Add clock domain support	Gareth Williams	2019-06-04	1	-69/+158
*	clk: Remove io.h from clk-provider.h	Stephen Boyd	2019-05-15	1	-0/+1
*	clk: renesas: r9a06g032: Add missing PCI USB clock	Gareth Williams	2019-04-02	1	-0/+1
*	clk: renesas: Remove usage of CLK_IS_BASIC	Stephen Boyd	2018-12-10	1	-4/+4
*	clk: renesas: r9a06g032: Fix UART34567 clock rate	Phil Edworthy	2018-09-11	1	-1/+2
*	clk: renesas: Renesas R9A06G032 clock driver	Michel Pollet	2018-06-25	1	-0/+893