summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: r8a779f0: Fix Ethernet Switch clocksGeert Uytterhoeven2022-11-161-2/+2
* clk: renesas: r8a779g0: Add Z0 clock supportGeert Uytterhoeven2022-11-151-0/+1
* clk: renesas: r8a779g0: Add CMT clocksWolfram Sang2022-11-081-0/+4
* clk: renesas: r8a779g0: Add TMU and SASYNCRT clocksWolfram Sang2022-11-081-0/+6
* clk: renesas: r8a779f0: Fix SCIF parent clocksWolfram Sang2022-11-081-4/+4
* clk: renesas: r8a779f0: Fix HSCIF parent clocksWolfram Sang2022-11-081-4/+4
* clk: renesas: r9a06g032: Repair grave increment errorMarek Vasut2022-11-011-2/+1
* clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PMLad Prabhakar2022-10-282-15/+28
* clk: renesas: rzg2l: Fix typo in struct rzg2l_cpg_priv kerneldocLad Prabhakar2022-10-261-1/+1
* clk: renesas: r8a779a0: Fix SD0H clock nameWolfram Sang2022-10-261-1/+1
* clk: renesas: r8a779g0: Add RPC-IF clockGeert Uytterhoeven2022-10-261-1/+2
* clk: renesas: r8a779g0: Add SDHI clocksGeert Uytterhoeven2022-10-261-1/+3
* clk: renesas: r8a779f0: Add SASYNCPER internal clockGeert Uytterhoeven2022-10-261-3/+5
* clk: renesas: r8a779f0: Fix SD0H clock nameGeert Uytterhoeven2022-10-261-1/+1
* clk: renesas: r9a07g043: Drop WDT2 clock and reset entryLad Prabhakar2022-10-261-5/+0
* clk: renesas: r9a07g044: Drop WDT2 clock and reset entryLad Prabhakar2022-10-261-6/+1
* clk: renesas: r8a779g0: Add TPU clockGeert Uytterhoeven2022-10-261-0/+1
* clk: renesas: r8a779g0: Add PWM clockGeert Uytterhoeven2022-10-261-0/+1
* clk: renesas: r8a779g0: Add SCIF clocksGeert Uytterhoeven2022-10-261-0/+4
* Merge tag 'renesas-clk-fixes-for-v6.1-tag1'Geert Uytterhoeven2022-10-261-4/+9
|\
| * clk: renesas: r8a779g0: Fix HSCIF parent clocksGeert Uytterhoeven2022-10-261-4/+4
| * clk: renesas: r8a779g0: Add SASYNCPER clocksGeert Uytterhoeven2022-10-181-0/+5
* | clk: renesas: r9a07g044: Add MTU3a clock and reset entryBiju Das2022-10-171-1/+4
* | clk: renesas: r8a779g0: Add INTC-EX clockGeert Uytterhoeven2022-10-171-0/+1
* | clk: renesas: r8a779g0: Add MSIOF clocksGeert Uytterhoeven2022-10-171-0/+6
* | clk: renesas: r8a779g0: Add SYS-DMAC clocksGeert Uytterhoeven2022-10-171-0/+2
* | clk: renesas: r8a779f0: Add Ethernet Switch clocksYoshihiro Shimoda2022-10-171-0/+2
* | clk: renesas: rzg2l: Fix typo in function nameLad Prabhakar2022-10-171-3/+3
* | clk: renesas: rzg2l: Support sd clk mux round operationBiju Das2022-10-171-1/+1
|/
* clk: renesas: r8a779g0: Add EtherAVB clocksGeert Uytterhoeven2022-09-181-0/+3
* clk: renesas: r8a779g0: Add PFC/GPIO clocksGeert Uytterhoeven2022-09-181-0/+4
* clk: renesas: r8a779g0: Add I2C clocksGeert Uytterhoeven2022-09-181-0/+6
* clk: renesas: r8a779g0: Add watchdog clockGeert Uytterhoeven2022-09-181-0/+1
* clk: renesas: r8a779f0: Add MSIOF clocksWolfram Sang2022-08-291-0/+4
* clk: renesas: r9a09g011: Add IIC clock and reset entriesPhil Edworthy2022-08-291-0/+4
* clk: renesas: r9a07g044: Add conditional compilation for r9a07g044_cpg_infoBiju Das2022-08-221-0/+2
* clk: renesas: r8a779f0: Add TMU and parent SASYNC clocksWolfram Sang2022-08-221-0/+10
* clk: renesas: r8a779f0: Add CMT clocksWolfram Sang2022-08-151-0/+4
* clk: renesas: r8a779f0: Add SDH0 clockWolfram Sang2022-08-151-1/+2
* clk: renesas: rcar-gen4: Fix initconst confusion for cpg_pll_configAndi Kleen2022-07-051-1/+1
* clk: renesas: r9a07g043: Add support for RZ/Five SoCLad Prabhakar2022-07-051-0/+32
* clk: renesas: r8a779f0: Add HSCIF clocksWolfram Sang2022-06-171-0/+4
* clk: renesas: r8a779f0: Add PCIe clocksYoshihiro Shimoda2022-06-171-0/+2
* clk: renesas: r8a779f0: Add Z0 and Z1 clock supportGeert Uytterhoeven2022-06-171-0/+2
* clk: renesas: rza1: Remove struct rz_cpgGeert Uytterhoeven2022-06-131-18/+15
* clk: renesas: r8a7779: Remove struct r8a7779_cpgGeert Uytterhoeven2022-06-131-18/+9
* clk: renesas: r8a7778: Remove struct r8a7778_cpgGeert Uytterhoeven2022-06-131-22/+9
* clk: renesas: sh73a0: Remove sh73a0_cpg.regGeert Uytterhoeven2022-06-131-13/+13
* clk: renesas: r8a7740: Remove r8a7740_cpg.regGeert Uytterhoeven2022-06-131-10/+10
* clk: renesas: r8a73a4: Remove r8a73a4_cpg.regGeert Uytterhoeven2022-06-131-11/+11