linux - linux

	Commit message (Expand)	Author	Age	Files	Lines
*	clk: renesas: Zero init clk_init_data	Geert Uytterhoeven	2021-03-30	8	-16/+11
*	clk: renesas: Couple of spelling fixes	Bhaskar Chowdhury	2021-03-24	1	-2/+2
*	clk: renesas: r8a779a0: Add CMT clocks	Wolfram Sang	2021-03-12	1	-0/+4
*	clk: renesas: r8a7795: Add TMU clocks	Niklas Söderlund	2021-03-12	1	-0/+6
*	clk: renesas: r8a779a0: Add TSC clock	Niklas Söderlund	2021-03-10	1	-0/+1
*	clk: renesas: r8a779a0: Add TMU clocks	Wolfram Sang	2021-03-10	1	-0/+6
*	clk: renesas: r8a77965: Add DAB clock	Fabrizio Castro	2021-03-08	1	-0/+1
*	clk: renesas: r8a77990: Add DAB clock	Fabrizio Castro	2021-03-08	1	-0/+1
*	clk: renesas: cpg-mssr: Fix formatting issues for 'smstpcr_saved's documentation	Lee Jones	2021-01-28	1	-2/+2
*	clk: renesas: r8a779a0: Add RAVB clocks	Wolfram Sang	2021-01-25	1	-0/+6
*	clk: renesas: r8a779a0: Add I2C clocks	Wolfram Sang	2021-01-25	1	-0/+7
*	clk: renesas: r8a779a0: Add SYS-DMAC clocks	Geert Uytterhoeven	2021-01-12	1	-0/+2
*	clk: renesas: r8a779a0: Add SDHI support	Wolfram Sang	2021-01-12	2	-2/+16
*	clk: renesas: rcar-gen3: Factor out CPG library	Wolfram Sang	2021-01-12	5	-251/+309
*	clk: renesas: rcar-gen3: Remove cpg_quirks access when registering SD clock	Wolfram Sang	2021-01-12	1	-9/+10
*	clk: renesas: r8a779a0: Add MSIOF clocks	Geert Uytterhoeven	2021-01-12	1	-0/+6
*	clk: renesas: r8a779a0: Add PFC/GPIO clocks	Geert Uytterhoeven	2021-01-12	1	-0/+5
*	clk: renesas: r8a779a0: Fix parent of CBFUSA clock	Geert Uytterhoeven	2021-01-07	1	-1/+1
*	clk: renesas: r8a779a0: Remove non-existent S2 clock	Geert Uytterhoeven	2021-01-07	1	-1/+0
*	clk: renesas: r8a779a0: Add HSCIF support	Wolfram Sang	2021-01-07	1	-0/+4
*	clk: renesas: r8a779a0: Add RWDT clocks	Wolfram Sang	2020-12-28	1	-0/+9
*	clk: renesas: r8a779a0: Add VSPX clock support	Kieran Bingham	2020-12-28	1	-0/+4
*	clk: renesas: r8a779a0: Add VSPD clock support	Kieran Bingham	2020-12-28	1	-0/+2
*	clk: renesas: r8a779a0: Add FCPVD clock support	Kieran Bingham	2020-12-28	1	-0/+2
*	clk: renesas: r8a77995: Add TMU clocks	Niklas Söderlund	2020-12-28	1	-0/+5
*	clk: renesas: r8a77990: Add TMU clocks	Niklas Söderlund	2020-12-28	1	-0/+5
*	clk: renesas: r8a77965: Add TMU clocks	Niklas Söderlund	2020-12-28	1	-0/+5
*	clk: renesas: r8a7796: Add TMU clocks	Niklas Söderlund	2020-12-28	1	-0/+5
*	Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...	Linus Torvalds	2020-12-21	9	-33/+134
\|\
\| *	clk: renesas: sh73a0: Stop using __raw_*() I/O accessors	Geert Uytterhoeven	2020-12-10	1	-1/+1
\| *	clk: renesas: r8a774c0: Add RPC clocks	Lad Prabhakar	2020-12-10	3	-0/+42
\| *	clk: renesas: r8a779a0: Fix R and OSC clocks	Geert Uytterhoeven	2020-12-10	1	-3/+10
\| *	clk: renesas: cpg-mssr: fix kerneldoc of cpg_mssr_priv	Krzysztof Kozlowski	2020-12-10	1	-1/+2
\| *	clk: renesas: rcar-usb2-clock-sel: Replace devm_reset_control_array_get()	Yejune Deng	2020-12-10	1	-1/+1
\| *	clk: renesas: r8a774b1: Add RPC clocks	Biju Das	2020-12-10	1	-0/+8
\| *	clk: renesas: r8a774a1: Add RPC clocks	Biju Das	2020-12-10	1	-0/+8
\| *	clk: renesas: r8a779a0: Add VIN clocks	Jacopo Mondi	2020-12-10	1	-0/+32
\| *	clk: renesas: r8a779a0: Add CSI4[0-3] clocks	Jacopo Mondi	2020-12-10	1	-0/+4
\| *	clk: renesas: r8a779a0: Make rcar_r8a779a0_cpg_clk_register() static	Geert Uytterhoeven	2020-12-10	1	-1/+1
\| *	clk: renesas: rcar-gen3: Remove stp_ck handling for SDHI	Wolfram Sang	2020-10-26	1	-26/+25
* \|	clk: renesas: r9a06g032: Drop __packed for portability	Geert Uytterhoeven	2020-12-07	1	-1/+1
\|/
*	clk: renesas: rcar-gen3: Update description for RZ/G2	Lad Prabhakar	2020-09-17	1	-1/+1
*	clk: renesas: cpg-mssr: Add support for R-Car V3U	Yoshihiro Shimoda	2020-09-17	5	-1/+316
*	clk: renesas: cpg-mssr: Add register pointers into struct cpg_mssr_priv	Yoshihiro Shimoda	2020-09-17	1	-35/+47
*	clk: renesas: cpg-mssr: Use enum clk_reg_layout instead of a boolean flag	Yoshihiro Shimoda	2020-09-17	3	-19/+22
*	clk: renesas: rcar-gen2: Rename vsp1-(sy\|rt) clocks to vsp(s\|r)	Lad Prabhakar	2020-09-04	7	-8/+8
*	clk: renesas: r8a7742: Add clk entry for VSPR	Lad Prabhakar	2020-09-04	1	-1/+2
*	clk: renesas: cpg-mssr: Add r8a774e1 support	Marian-Cristian Rotariu	2020-07-13	5	-0/+362
*	clk: renesas: rzg2: Mark RWDT clocks as critical	Ulrich Hecht	2020-06-22	3	-0/+3
*	clk: renesas: rcar-gen3: Mark RWDT clocks as critical	Ulrich Hecht	2020-06-22	7	-5/+7