summaryrefslogtreecommitdiffstats
path: root/drivers/clk/samsung/clk-exynos5250.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'samsung-drivers-2' of git://git.kernel.org/pub/scm/linux/kernel/gi...Olof Johansson2014-05-311-0/+35
|\
| * clk: exynos5250: Add missing sysmmu clocks for DISP and ISP blocksCho KyongHo2014-05-251-0/+35
* | ARM: EXYNOS: Move arm core power down clock to exynos5250 common clockAmit Daniel Kachhap2014-05-251-0/+42
|/
* clk: samsung: exynos5250: Add clocks for G3DArun Kumar K2014-05-141-1/+14
* clk: samsung: exynos5250/5420: Add gate clock for SSS moduleNaveen Krishna Chatradhi2014-05-141-0/+1
* clk/samsung: add support for multiple clock providersRahul Sharma2014-05-141-10/+15
* clk: samsung: Drop old suspend/resume codeTomasz Figa2014-02-141-1/+1
* clk: samsung: exynos5250: Move suspend/resume handling to SoC driverTomasz Figa2014-02-141-5/+44
* clk: exynos5250: add clock ID for div_pcm0Andrew Bresticker2014-01-081-1/+1
* clk: exynos5250: replace clock ID private enums with IDs from DT headerAndrzej Hajda2014-01-081-295/+264
* clk: exynos5250: register APLL rate tableAndrew Bresticker2014-01-081-1/+24
* clk: exynos5250: Add CLK_SET_RATE_PARENT flag to mout_apllSachin Kamat2013-12-301-1/+2
* clk: samsung: exynos5250: Fix parents of gate clocks from MFC domainTomasz Figa2013-12-301-3/+5
* clk: samsung: exynos5250: Correct parent list of audio muxesTomasz Figa2013-12-301-3/+3
* clk: samsung: exynos5250: Add missing unpopulated mux parentsTomasz Figa2013-12-301-4/+12
* clk: samsung: exynos5250: Fix parent of gate clocks from DISP1 domainTomasz Figa2013-12-301-6/+8
* clk: samsung: exynos5250: Fix parents of gate clocks from GSCL domainTomasz Figa2013-12-301-8/+17
* clk: samsung: exynos5250: Make names of mux and div clocks consistentTomasz Figa2013-12-301-122/+123
* clk: samsung: exynos5250: Sort definitions by registers and bitfieldTomasz Figa2013-12-301-102/+188
* clk: samsung: exynos5250: Add CLK_IGNORE_UNUSED flag for the sysreg clockAbhilash Kesavan2013-12-301-1/+2
* clk: samsung: exynos5250: Add MDMA0 clocksAbhilash Kesavan2013-12-301-1/+4
* clk: samsung: exynos5250: Fix ACP gate register offsetAbhilash Kesavan2013-12-301-1/+1
* clk: exynos5250: fix sysmmu_mfc{l,r} gate clocksAndrew Bresticker2013-12-301-2/+2
* clk: samsung: exynos5250: Simplify registration of PLL rate tablesTomasz Figa2013-09-061-10/+2
* clk/exynos5250: change parent to aclk200_disp1 for hdmi subsystemRahul Sharma2013-08-291-2/+2
* clk: exynos5250: Fix incorrect placement of __initdataSachin Kamat2013-08-091-5/+5
* clk: exynos5250: Make exynos5250_plls staticSachin Kamat2013-08-091-1/+1
* clk: samsung: Add EPLL and VPLL freq table for exynos5250 SoCVikas Sajjan2013-08-021-0/+38
* clk: samsung: Reorder MUX registration for mout_vpllsrcVikas Sajjan2013-08-021-1/+6
* clk: samsung: Add support to register rate_table for samsung pllsYadwinder Singh Brar2013-08-021-7/+7
* clk: samsung: Migrate exynos5250 to use common samsung_clk_register_pll()Yadwinder Singh Brar2013-08-021-19/+41
* clk/exynos5250: add sclk_hdmiphy in the list of special clocksRahul Sharma2013-07-301-2/+2
* clk/exynos5250: add mout_hdmi mux clock for hdmiRahul Sharma2013-07-301-1/+4
* clk: exynos5250: Add G2D gate clockSachin Kamat2013-07-301-1/+4
* clk: exynos5250: Staticize local symbolsSachin Kamat2013-07-251-7/+7
* Merge tag 'drivers-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2013-07-021-2/+3
|\
| * clk: exynos5250: Add enum entries for divider clock of i2s1 and i2s2Padmavathi Venna2013-06-181-2/+3
* | clk: exynos5250: Add CLK_IGNORE_UNUSED flag for pmu clockTushar Behera2013-06-121-1/+1
* | clk: exynos5250: Add sclk_mpll to the parent list of mout_cpu clockTushar Behera2013-06-111-1/+1
* | clk: exynos5250: Update cpufreq related clocks for EXYNOS5250Tushar Behera2013-06-111-3/+3
|/
* Merge tag 'multiplatform-for-linus-2' of git://git.kernel.org/pub/scm/linux/k...Linus Torvalds2013-05-071-1/+0
|\
| * clk: exynos: prepare for multiplatformArnd Bergmann2013-04-191-1/+0
* | clk: exynos5250: Fix parent clock for sclk_mmc{0,1,2,3}Tushar Behera2013-04-241-8/+8
|/
* clk: exynos5250: Fix divider values for sclk_mmc{0,1,2,3}Tushar Behera2013-04-081-4/+4
* clk: exynos5250: register display block gate clocks to common clock frameworkLeela Krishna Amudala2013-04-041-1/+9
* clk: exynos4: Add support for SoC-specific register save listTomasz Figa2013-04-041-1/+2
* clk: exynos5250: register clocks using common clock frameworkThomas Abraham2013-03-251-0/+514