index
:
linux
master
linux
Fast-forward packages
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
socfpga
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
clk: socfpga: stratix10: add clock driver for Stratix10 platform
Dinh Nguyen
2018-04-06
7
-5
/
+853
*
License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Greg Kroah-Hartman
2017-11-02
1
-0
/
+1
*
clk: socfpga: Fix the smplsel on Arria10 and Stratix10
Dinh Nguyen
2017-06-20
2
-1
/
+4
*
clk: socfpga: allow for multiple parents on Arria10 periph clocks
Dinh Nguyen
2016-02-22
2
-9
/
+4
*
clk: socfpga: fix __init annotation
Arnd Bergmann
2016-02-08
1
-1
/
+1
*
clk: socfpga: Add a second parent option for the dbg_base_clk
Dinh Nguyen
2015-08-25
2
-4
/
+15
*
clk: socfpga: switch to GENMASK()
Andy Shevchenko
2015-07-28
5
-5
/
+4
*
clk: socfpga: Remove clk.h and clkdev.h includes
Stephen Boyd
2015-07-20
7
-7
/
+6
*
clk: socfpga: remove a stray tab
Dan Carpenter
2015-06-10
1
-1
/
+1
*
clk: socfpga: make use of of_clk_parent_fill helper function
Dinh Nguyen
2015-06-06
2
-11
/
+2
*
clk: socfpga: add a clock driver for the Arria 10 platform
Dinh Nguyen
2015-05-22
6
-1
/
+469
*
clk: socfpga: update clk.h so for Arria10 platform to use
Dinh Nguyen
2015-05-22
2
-5
/
+5
*
clk: socfpga: Silence sparse warning
Stephen Boyd
2015-05-15
1
-1
/
+1
*
clk: socfpga: Silence sparse warning
Stephen Boyd
2015-05-15
1
-1
/
+1
*
Merge tag 'socfpga-clk-update-for-v3.16' of git://git.rocketboards.org/linux-...
Mike Turquette
2014-05-13
3
-4
/
+23
|
\
|
*
clk: socfpga: add divider registers to the main pll outputs
Dinh Nguyen
2014-05-12
3
-4
/
+23
*
|
clk: socfpga: fix clock driver for 3.15
Dinh Nguyen
2014-04-30
2
-20
/
+10
|
/
*
clk: socfpga: Fix section mismatch warning
Dinh Nguyen
2014-03-19
1
-1
/
+1
*
clk: socfpga: Support multiple parents for the pll clocks
Dinh Nguyen
2014-02-26
1
-4
/
+22
*
clk: socfpga: Fix integer overflow in clock calculation
Dinh Nguyen
2014-02-26
1
-3
/
+5
*
clk: socfpga: Add a clk-phase property to the "altr,socfpga-gate-clk"
Dinh Nguyen
2014-02-18
1
-0
/
+68
*
clk: socfpga: split clk code
Steffen Trumtrar
2014-02-18
6
-306
/
+462
*
clk: socfpga: fix define typo
Steffen Trumtrar
2014-02-18
1
-3
/
+3
*
clk: socfpga: remove unused field
Steffen Trumtrar
2014-02-18
1
-1
/
+0
*
clk: socfpga: Remove socfpga_init_clocks
Dinh Nguyen
2014-02-18
1
-10
/
+0
*
clk: socfpga: Look for the GPIO_DB_CLK by its offset
Dinh Nguyen
2014-02-18
1
-2
/
+3
*
clk: socfpga: Map the clk manager base address in the clock driver
Dinh Nguyen
2014-02-18
1
-4
/
+16
*
clk: socfpga: Use NULL instead of 0
Sachin Kamat
2013-12-20
1
-1
/
+1
*
clk: socfpga: Remove check for "reg" property in socfpga_clk_init
Dinh Nguyen
2013-11-27
1
-3
/
+1
*
clk: socfpga: Fix incorrect sdmmc clock name
Dinh Nguyen
2013-10-08
1
-1
/
+1
*
ARM: socfpga: Add support to gate peripheral clocks
Dinh Nguyen
2013-06-12
1
-9
/
+185
*
ARM: socfpga: Upgrade clk driver for socfpga to make use of dts clock entries
Dinh Nguyen
2013-04-15
1
-21
/
+142
*
ARM: socfpga: initial support for Altera's SOCFPGA platform
Dinh Nguyen
2012-07-19
2
-0
/
+52