summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng/ccu-sun8i-h3.c (follow)
Commit message (Expand)AuthorAgeFilesLines
* clk: Explicitly include correct DT includesRob Herring2023-07-191-1/+1
* clk: sunxi-ng: h3/h5: Model H3 CLK_DRAM as a fixed clockSamuel Holland2023-01-081-5/+10
* clk: sunxi-ng: Deduplicate ccu_clks arraysSamuel Holland2022-06-061-110/+3
* clk: sunxi-ng: Convert early providers to platform driversSamuel Holland2021-11-231-21/+41
* clk: sunxi-ng: Unregister clocks/resets when unbindingSamuel Holland2021-09-131-1/+1
* clk: sunxi-ng: Make sure divider tables have sentinelJernej Skrabec2020-12-201-0/+1
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2019-07-171-10/+19
|\
| * clk: sunxi-ng: h3: Use local parent references for CLK_FIXED_FACTORChen-Yu Tsai2019-06-181-10/+19
* | treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 282Thomas Gleixner2019-06-051-9/+1
|/
* clk: Remove io.h from clk-provider.hStephen Boyd2019-05-151-0/+1
* clk: sunxi-ng: h3: Allow parent change for ve clockJernej Skrabec2018-12-041-1/+1
* clk: sunxi-ng: h3/h5: Fix CSI_MCLK parentChen-Yu Tsai2018-12-031-1/+1
* clk: sunxi-ng: h3/h5: Add max. rate constraint to pll-videoJernej Skrabec2018-08-271-12/+13
* clk: sunxi-ng: h3: h5: Allow some clocks to set parent rateJernej Skrabec2018-03-021-3/+6
* clk: sunxi-ng: h3: h5: Add minimal rate for video PLLJernej Skrabec2018-03-021-11/+12
* clk: sunxi-ng: sun8i: h3: Use sigma-delta modulation for audio PLLChen-Yu Tsai2017-10-131-13/+25
* clk: sunxi-ng: add CLK_SET_RATE_PARENT flag to H3 GPU clockIcenowy Zheng2017-09-171-1/+1
* clk: sunxi-ng: add CLK_SET_RATE_UNGATE to all H3 PLLsIcenowy Zheng2017-09-171-9/+9
* Merge tag 'sunxi-clk-for-4.14-2' of https://git.kernel.org/pub/scm/linux/kern...Stephen Boyd2017-08-241-1/+12
|\
| * clk: sunxi-ng: allow set parent clock (PLL_CPUX) for CPUX clock on H3Icenowy Zheng2017-08-041-1/+1
| * clk: sunxi-ng: h3: gate then ungate PLL CPU clk after rate changeChen-Yu Tsai2017-08-041-0/+11
* | clk: Convert to using %pOF instead of full_nameRob Herring2017-07-221-2/+1
|/
* clk: sunxi-ng: Support multiple variable pre-dividersChen-Yu Tsai2017-06-071-5/+5
* clk: sunxi-ng: add Allwinner H5 CCU support for H3 CCU driverIcenowy Zheng2017-03-061-7/+320
* clk: sunxi-ng: fix PLL_CPUX adjusting on H3Ondrej Jirman2017-01-021-0/+10
* clk: sunxi-ng: sun8i-h3: Set CLK_SET_RATE_PARENT for audio module clocksChen-Yu Tsai2016-11-111-5/+5
* Merge tag 'sunxi-clk-for-4.9' of https://git.kernel.org/pub/scm/linux/kernel/...Stephen Boyd2016-09-141-5/+5
|\
| * clk: sunxi-ng: mux: support fixed pre-dividers on multiple parentsChen-Yu Tsai2016-08-251-5/+5
* | clk: sunxi-ng: Fix wrong reset register offsetsJorik Jonker2016-08-291-8/+8
|/
* clk: sunxi-ng: h3: Fix audio clock divider offsetMaxime Ripard2016-07-111-2/+2
* clk: sunxi-ng: Add H3 clocksMaxime Ripard2016-07-091-0/+826