summaryrefslogtreecommitdiffstats
path: root/drivers/clk/sunxi-ng (follow)
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-10-3110-86/+143
|\
| * dt-bindings: clock: sun50i-a64-ccu: Add PLL_VIDEO0 macroJagan Teki2018-09-051-1/+3
| * clk: sunxi-ng: a64: Add max. rate constraint to video PLLsIcenowy Zheng2018-09-051-24/+26
| * clk: sunxi-ng: a64: Add minimal rate for video PLLsJagan Teki2018-09-051-22/+24
| * clk: sunxi-ng: sun50i: h6: Add 2x fixed post-divider to MMC module clocksIcenowy Zheng2018-09-051-20/+23
| * clk: sunxi-ng: a83t: Add max. rate constraint to video PLLsJernej Skrabec2018-08-271-0/+2
| * clk: sunxi-ng: nkmp: Add constraint for maximum rateJernej Skrabec2018-08-272-0/+8
| * clk: sunxi-ng: r40: Add max. rate constraint to video PLLsJernej Skrabec2018-08-271-26/+26
| * clk: sunxi-ng: h3/h5: Add max. rate constraint to pll-videoJernej Skrabec2018-08-271-12/+13
| * clk: sunxi-ng: Add maximum rate constraint to NM PLLsJernej Skrabec2018-08-272-0/+37
| * clk: sunxi-ng: h6: fix PWM gate/reset offsetRongyi Chen2018-08-271-1/+1
| * clk: sunxi-ng: h6: fix bus clocks' divider positionIcenowy Zheng2018-08-271-4/+4
* | clk: sunxi-ng: sun4i: Set VCO and PLL bias current to lowest settingChen-Yu Tsai2018-09-071-1/+9
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-08-163-35/+42
|\
| * clk: sunxi-ng: add A64 compatible stringIcenowy Zheng2018-06-271-7/+4
| * clk: sunxi-ng: r40: Export video PLLsJernej Skrabec2018-06-271-2/+6
| * clk: sunxi-ng: r40: Allow setting parent rate to display related clocksJernej Skrabec2018-06-271-4/+8
| * clk: sunxi-ng: r40: Add minimal rate for video PLLsJernej Skrabec2018-06-271-22/+24
* | clk: sunxi-ng: replace lib-y with obj-yMasahiro Yamada2018-06-211-24/+15
|/
* clk: sunxi-ng: r40: export a regmap to access the GMAC registerIcenowy Zheng2018-05-171-0/+33
* clk: sunxi-ng: r40: rewrite init code to a platform driverIcenowy Zheng2018-05-171-11/+28
* clk: sunxi-ng: add support for H6 PRCM CCUIcenowy Zheng2018-05-044-0/+232
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-04-1410-35/+1375
|\
| * clk: sunxi-ng: add missing hdmi-slow clock for H6 CCUIcenowy Zheng2018-03-212-1/+5
| * clk: sunxi-ng: add support for the Allwinner H6 CCUIcenowy Zheng2018-03-184-0/+1269
| * clk: sunxi-ng: Support fixed post-dividers on NKMP style clocksIcenowy Zheng2018-03-182-3/+19
| * clk: sunxi-ng: h3: h5: export CLK_PLL_VIDEOJernej Skrabec2018-03-021-1/+3
| * clk: sunxi-ng: h3: h5: Allow some clocks to set parent rateJernej Skrabec2018-03-021-3/+6
| * clk: sunxi-ng: h3: h5: Add minimal rate for video PLLJernej Skrabec2018-03-021-11/+12
| * clk: sunxi-ng: Add check for minimal rate to NM PLLsJernej Skrabec2018-03-022-0/+34
| * clk: sunxi-ng: Use u64 for calculation of nkmp rateJernej Skrabec2018-02-151-3/+18
| * clk: sunxi-ng: Mask nkmp factors when setting registerJernej Skrabec2018-02-151-9/+12
| * clk: sunxi-ng: remove select on obsolete SUNXI_CCU_X kconfig nameCorentin Labbe2018-02-131-7/+0
* | clk: sunxi-ng: a31: Fix CLK_OUT_* clock opsChen-Yu Tsai2018-02-191-3/+3
|/
*-. Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner...Stephen Boyd2018-01-277-43/+185
|\ \
| | * clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec2018-01-031-2/+2
| | * clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCUIcenowy Zheng2017-12-291-3/+3
| | * clk: sunxi-ng: add support for Allwinner H3 DE2 CCUIcenowy Zheng2017-12-291-0/+47
| | * clk: sunxi-ng: sun8i: a83t: Use sigma-delta modulation for audio PLLChen-Yu Tsai2017-12-081-1/+10
| | * clk: sunxi-ng: sun8i: a83t: Add /2 fixed post divider to audio PLLChen-Yu Tsai2017-12-081-3/+6
| | * clk: sunxi-ng: Support fixed post-dividers on NM style clocksChen-Yu Tsai2017-12-082-13/+39
| | * clk: sunxi-ng: sun50i: a64: Add 2x fixed post-divider to MMC module clocksChen-Yu Tsai2017-12-071-20/+37
| | * clk: sunxi-ng: Support fixed post-dividers on MP style clocksChen-Yu Tsai2017-12-072-2/+42
| |/
* | Merge branch 'clk-divider-container' into clk-nextStephen Boyd2018-01-271-1/+1
|\ \
| * | clk: divider: fix incorrect usage of container_ofJerome Brunet2017-12-291-1/+1
| |/
* / clk: move clock common macros out from vendor directoriesChunyan Zhang2017-12-221-29/+0
|/
* Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2017-11-1816-79/+453
|\
| * clk: sunxi-ng: a83t: Fix i2c buses bitsMylene JOSSERAND2017-11-151-2/+2
| * clk: sunxi-ng: sun4i: Export video PLLsJonathan Liu2017-10-171-2/+2
| * clk: sunxi-ng: Add A83T display clocksMaxime Ripard2017-10-171-8/+13
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 13:27:02 +0100